skip navigationU S P T O SealUnited States Patent and Trademark Office AOTW logo
Home|Site Index|Search|Guides|Contacts|eBusiness|eBiz alerts|News|Help
Assignments on the Web > Patent Query
Patent Assignment Details
NOTE:Results display only for issued patents and published applications. For pending or abandoned applications please consult USPTO staff.

Reel/Frame:018855/0591   Pages: 11
Recorded: 02/06/2007
Attorney Dkt #:220763.725 SECURITY AGMT
Conveyance: SECURITY AGREEMENT
Total properties: 42
1
Patent #:
6251716
Issue Dt:
06/26/2001
Application #:
09430500
Filing Dt:
10/29/1999
Title:
NOVEL JFET STRUCTURE AND MANUFACTURE METHOD FOR LOW ON-RESISTANCE AND LOW VOLTAGE APPLICATION
2
Patent #:
6674107
Issue Dt:
01/06/2004
Application #:
09453136
Filing Dt:
12/02/1999
Title:
ENHANCEMENT MODE JUNCTION FIELD EFFECT TRANSISTOR WITH LOW ON RESISTANCE
3
Patent #:
6281705
Issue Dt:
08/28/2001
Application #:
09453141
Filing Dt:
12/02/1999
Title:
POWER SUPPLY MODULE IN INTEGRATED CIRCUITS
4
Patent #:
6304007
Issue Dt:
10/16/2001
Application #:
09453165
Filing Dt:
12/02/1999
Title:
SWITCHER FOR SWITCHING CAPACITORS
5
Patent #:
6307223
Issue Dt:
10/23/2001
Application #:
09458571
Filing Dt:
12/09/1999
Title:
COMPLEMENTARY JUNCTION FIELD EFFECT TRANSISTORS
6
Patent #:
6355513
Issue Dt:
03/12/2002
Application #:
09669480
Filing Dt:
09/25/2000
Title:
Asymmetric depletion region for normally off jfet
7
Patent #:
6566936
Issue Dt:
05/20/2003
Application #:
09670176
Filing Dt:
09/25/2000
Title:
TWO TERMINAL RECTIFIER USING NORMALLY OFF JFET
8
Patent #:
6750698
Issue Dt:
06/15/2004
Application #:
09676370
Filing Dt:
09/29/2000
Title:
CASCADE CIRCUITS UTILIZING NORMALLY-OFF JUNCTION FIELD EFFECT TRANSISTORS FOR LOW ON-RESISTANCE AND LOW VOLTAGE APPLICATIONS
9
Patent #:
6621722
Issue Dt:
09/16/2003
Application #:
09690690
Filing Dt:
10/16/2000
Title:
RECTIFIER CIRCUITS WITH LOW FORWARD VOLTAGE JFET DEVICE
10
Patent #:
6486011
Issue Dt:
11/26/2002
Application #:
09690703
Filing Dt:
10/16/2000
Title:
NOVEL JFET STRUCTURE AND MANUFACTURE METHOD FOR LOW ON-RESISTANCE AND LOW VOLTAGE APPLICATION
11
Patent #:
6614289
Issue Dt:
09/02/2003
Application #:
09708336
Filing Dt:
11/07/2000
Title:
STARTER DEVICE FOR NORMALLY OFF JFETS
12
Patent #:
6349047
Issue Dt:
02/19/2002
Application #:
09741488
Filing Dt:
12/18/2000
Title:
Full wave rectifier circuit using normally off JFETs
13
Patent #:
6356059
Issue Dt:
03/12/2002
Application #:
09785972
Filing Dt:
02/16/2001
Title:
Buck converter with normally off JFET
14
Patent #:
6542001
Issue Dt:
04/01/2003
Application #:
09835616
Filing Dt:
04/10/2001
Title:
POWER SUPPLY MODULE IN INTEGRATED CIRCUITS
15
Patent #:
6580252
Issue Dt:
06/17/2003
Application #:
09877351
Filing Dt:
06/07/2001
Title:
BOOST CIRCUIT WITH NORMALLY OFF JFET
16
Patent #:
6528880
Issue Dt:
03/04/2003
Application #:
09892128
Filing Dt:
06/25/2001
Title:
SEMICONDUCTOR PACKAGE FOR POWER JFET HAVING COPPER PLATE FOR SOURCE AND RIBBON CONTACT FOR GATE
17
Patent #:
6549439
Issue Dt:
04/15/2003
Application #:
09915987
Filing Dt:
07/25/2001
Title:
FULL WAVE RECTIFIER CIRCUIT USING NORMALLY OFF JFETS
18
Patent #:
6821079
Issue Dt:
11/23/2004
Application #:
10086976
Filing Dt:
03/01/2002
Publication #:
US20030165377
Pub Dt:
09/04/2003
Title:
PILL AND CAPSULE COUNTER
19
Patent #:
6900506
Issue Dt:
05/31/2005
Application #:
10117019
Filing Dt:
04/04/2002
Title:
METHOD AND STRUCTURE FOR A HIGH VOLTAGE JUNCTION FIELD EFFECT TRANSISTOR
20
Patent #:
6921932
Issue Dt:
07/26/2005
Application #:
10153012
Filing Dt:
05/20/2002
Title:
JFET AND MESFET STRUCTURES FOR LOW VOLTAGE, HIGH CURRENT AND HIGH FREQUENCY APPLICATIONS
21
Patent #:
7268378
Issue Dt:
09/11/2007
Application #:
10158326
Filing Dt:
05/29/2002
Title:
STRUCTURE FOR REDUCED GATE CAPACITANCE IN A JFET
22
Patent #:
6777722
Issue Dt:
08/17/2004
Application #:
10191030
Filing Dt:
07/02/2002
Title:
METHOD AND STRUCTURE FOR DOUBLE DOSE GATE IN A JFET
23
Patent #:
6661276
Issue Dt:
12/09/2003
Application #:
10209211
Filing Dt:
07/29/2002
Title:
MOSFET DRIVER MATCHING CIRCUIT FOR AN ENHANCEMENT MODE JFET
24
Patent #:
6747342
Issue Dt:
06/08/2004
Application #:
10215570
Filing Dt:
08/09/2002
Title:
FLIP-CHIP PACKAGING
25
Patent #:
6696706
Issue Dt:
02/24/2004
Application #:
10278303
Filing Dt:
10/22/2002
Title:
STRUCTURE FOR A JUNCTION FIELD EFFECT TRANSITOR WITH REDUCED GATE CAPACITANCE
26
Patent #:
6774417
Issue Dt:
08/10/2004
Application #:
10279806
Filing Dt:
10/23/2002
Title:
ELECTROSTATIC DISCHARGE PROTECTION DEVICE FOR INTEGRATED CIRCUITS
27
Patent #:
7075132
Issue Dt:
07/11/2006
Application #:
10335403
Filing Dt:
12/30/2002
Title:
PROGRAMMABLE JUNCTION FIELD EFFECT TRANSISTOR AND METHOD FOR PROGRAMMING SAME
28
Patent #:
6734715
Issue Dt:
05/11/2004
Application #:
10360450
Filing Dt:
02/05/2003
Title:
TWO TERMINAL RECTIFIER USING NORMALLY OFF JFET
29
Patent #:
7098634
Issue Dt:
08/29/2006
Application #:
10371856
Filing Dt:
02/21/2003
Title:
BUCK-BOOST CIRCUIT WITH NORMALLY OFF JFET
30
Patent #:
7009228
Issue Dt:
03/07/2006
Application #:
10379768
Filing Dt:
03/04/2003
Title:
GUARD RING STRUCTURE AND METHOD FOR FABRICATING SAME
31
Patent #:
7038260
Issue Dt:
05/02/2006
Application #:
10382344
Filing Dt:
03/04/2003
Title:
DUAL GATE STRUCTURE FOR A FET AND METHOD FOR FABRICATING SAME
32
Patent #:
6887768
Issue Dt:
05/03/2005
Application #:
10439558
Filing Dt:
05/15/2003
Title:
METHOD AND STRUCTURE FOR COMPOSITE TRENCH FILL
33
Patent #:
6975157
Issue Dt:
12/13/2005
Application #:
10609253
Filing Dt:
06/26/2003
Title:
STARTER DEVICE FOR NORMALLY OFF JFETS
34
Patent #:
7122885
Issue Dt:
10/17/2006
Application #:
10728449
Filing Dt:
12/05/2003
Publication #:
US20040113247
Pub Dt:
06/17/2004
Title:
FLIP-CHIP PACKAGING
35
Patent #:
7122885
Issue Dt:
10/17/2006
Application #:
10728449
Filing Dt:
12/05/2003
Publication #:
US20040113247
Pub Dt:
06/17/2004
Title:
FLIP-CHIP PACKAGING
36
Patent #:
7452763
Issue Dt:
11/18/2008
Application #:
10776487
Filing Dt:
02/10/2004
Title:
METHOD FOR A JUNCTION FIELD EFFECT TRANSISTOR WITH REDUCED GATE CAPACITANCE
37
Patent #:
7009229
Issue Dt:
03/07/2006
Application #:
10793077
Filing Dt:
03/03/2004
Title:
ELECTROSTATIC DISCHARGE PROTECTION DEVICE FOR INTEGRATED CIRCUITS
38
Patent #:
6995052
Issue Dt:
02/07/2006
Application #:
10867972
Filing Dt:
06/14/2004
Title:
METHOD AND STRUCTURE FOR DOUBLE DOSE GATE IN A JFET
39
Patent #:
6995052
Issue Dt:
02/07/2006
Application #:
10867972
Filing Dt:
06/14/2004
Title:
METHOD AND STRUCTURE FOR DOUBLE DOSE GATE IN A JFET
40
Patent #:
7238976
Issue Dt:
07/03/2007
Application #:
10869718
Filing Dt:
06/15/2004
Title:
SCHOTTKY BARRIER RECTIFIER AND METHOD OF MANUFACTURING THE SAME
41
Patent #:
7366809
Issue Dt:
04/29/2008
Application #:
11032272
Filing Dt:
01/10/2005
Publication #:
US20050228915
Pub Dt:
10/13/2005
Title:
PIPELINED STOP, START, ADDRESS BYTE, AND DATA BYTE TECHNIQUE AND CIRCUIT FOR I2C LOGIC SYSTEM
42
Patent #:
7045397
Issue Dt:
05/16/2006
Application #:
11121381
Filing Dt:
05/03/2005
Title:
JFET AND MESFET STRUCTURES FOR LOW VOLTAGE HIGH CURRENT AND HIGH FREQUENCY APPLICATIONS
Assignor
1
QSPEED SEMICONDUCTOR, INC.
Exec Dt:
01/23/2007
Assignee
1
SILICON VALLEY BANK
3979 FREEDOM CIRCLE
SUITE 600
SANTA CLARA, CALIFORNIA 95054
Correspondence name and address
JAMES HUNT YANCEY, JR.
TROUTMAN SANDERS LLP
600 PEACHTREE STREET, SUITE 5200
ATLANTA, GA 30308

Search Results as of: 06/15/2024 05:23 AM
If you have any comments or questions concerning the data displayed, contact PRD / Assignments at 571-272-3350. v.2.6
Web interface last modified: August 25, 2017 v.2.6
| .HOME | INDEX| SEARCH | eBUSINESS | CONTACT US | PRIVACY STATEMENT