Total properties:
1095
Page
6
of
11
Pages:
1 2 3 4 5 6 7 8 9 10 11
|
|
Patent #:
|
|
Issue Dt:
|
07/23/2002
|
Application #:
|
09507042
|
Filing Dt:
|
02/18/2000
|
Title:
|
SHALLOW TRENCH ISOLATION CHEMICAL-MECHANICAL POLISHING PROCESS
|
|
|
Patent #:
|
|
Issue Dt:
|
08/27/2002
|
Application #:
|
09511343
|
Filing Dt:
|
02/23/2000
|
Title:
|
METHOD OF MAKING INTEGRATED CIRCUIT HAVING A MICROMAGNETIC DEVICE
|
|
|
Patent #:
|
|
Issue Dt:
|
06/18/2002
|
Application #:
|
09513390
|
Filing Dt:
|
02/25/2000
|
Title:
|
A METHOD OF FABRICATING AN INTEGRATED CIRCUIT
|
|
|
Patent #:
|
|
Issue Dt:
|
07/29/2003
|
Application #:
|
09515730
|
Filing Dt:
|
02/29/2000
|
Title:
|
CHEMICAL MECHANICAL POLISHING COMPOSITION AND METHOD OF POLISHING METAL LAYERS USING SAME
|
|
|
Patent #:
|
|
Issue Dt:
|
04/09/2002
|
Application #:
|
09516836
|
Filing Dt:
|
03/02/2000
|
Title:
|
Polishing pads from closed-cell elastomer foam
|
|
|
Patent #:
|
|
Issue Dt:
|
11/12/2002
|
Application #:
|
09517150
|
Filing Dt:
|
03/02/2000
|
Title:
|
CAPACITOR HAVING A TANTALUM LOWER ELECTRODE AND METHOD OF FORMING THE SAME
|
|
|
Patent #:
|
|
Issue Dt:
|
09/25/2001
|
Application #:
|
09517965
|
Filing Dt:
|
03/03/2000
|
Title:
|
Method of chemical vapor depositing tungsten films
|
|
|
Patent #:
|
|
Issue Dt:
|
08/14/2001
|
Application #:
|
09521268
|
Filing Dt:
|
03/08/2000
|
Title:
|
METHOD OF MANUFACTURING SEMICONDUCTOR DEVICES HAVING HIGH PRESSURE
ANNEAL
|
|
|
Patent #:
|
|
Issue Dt:
|
03/26/2002
|
Application #:
|
09523782
|
Filing Dt:
|
03/13/2000
|
Title:
|
Method for fabricating mos device with halo implanted region
|
|
|
Patent #:
|
|
Issue Dt:
|
08/27/2002
|
Application #:
|
09525489
|
Filing Dt:
|
03/15/2000
|
Title:
|
ENCAPSULATED-METAL VERTICAL-INTERDIGITATED CAPACITOR AND DAMASCENE METHOD OF MANUFACTURING SAME
|
|
|
Patent #:
|
|
Issue Dt:
|
05/07/2002
|
Application #:
|
09526101
|
Filing Dt:
|
03/15/2000
|
Title:
|
USE OF CORROSION INHIBITING COMPOUNDS TO INHIBIT CORROSION OF METAL PLUGS IN CHEMICAL-MECHANICAL POLISHING
|
|
|
Patent #:
|
|
Issue Dt:
|
03/04/2003
|
Application #:
|
09528071
|
Filing Dt:
|
03/17/2000
|
Title:
|
APPARATUS FOR VERIFICATION OF IC MASK SETS
|
|
|
Patent #:
|
|
Issue Dt:
|
02/11/2003
|
Application #:
|
09528753
|
Filing Dt:
|
03/20/2000
|
Title:
|
VERTICAL REPLACEMENT GATE (VRG) MOSFET WITH A CONDUCTIVE LAYER ADJACENT A SOURCE/DRAIN REGION AND METHOD OF MANUFACTURE THEREFOR
|
|
|
Patent #:
|
|
Issue Dt:
|
11/06/2001
|
Application #:
|
09533428
|
Filing Dt:
|
03/23/2000
|
Title:
|
Thin film deposition of mixed metal oxides
|
|
|
Patent #:
|
|
Issue Dt:
|
04/16/2002
|
Application #:
|
09540473
|
Filing Dt:
|
03/31/2000
|
Title:
|
Apparatus and method for determining process width variations in integrated circuits
|
|
|
Patent #:
|
|
Issue Dt:
|
06/03/2003
|
Application #:
|
09540618
|
Filing Dt:
|
03/31/2000
|
Title:
|
PLANAR MAGNETIC FRAME INDUCTORS HAVING OPEN CORES
|
|
|
Patent #:
|
|
Issue Dt:
|
01/21/2003
|
Application #:
|
09541792
|
Filing Dt:
|
03/31/2000
|
Title:
|
SLURRY CONTAINER
|
|
|
Patent #:
|
|
Issue Dt:
|
08/06/2002
|
Application #:
|
09543808
|
Filing Dt:
|
04/06/2000
|
Title:
|
DEVICE COMPRISING A BIPOLAR SEMI-CONDUCTING FILM
|
|
|
Patent #:
|
|
Issue Dt:
|
06/04/2002
|
Application #:
|
09551050
|
Filing Dt:
|
04/18/2000
|
Title:
|
Self aligned gated schottky diode guard ring structures
|
|
|
Patent #:
|
|
Issue Dt:
|
12/17/2002
|
Application #:
|
09552627
|
Filing Dt:
|
04/19/2000
|
Title:
|
DEVICE COMPRISING MICROMAGNETIC COMPONENTS FOR POWER APPLICATIONS AND PROCESS FOR FORMING DEVICE
|
|
|
Patent #:
|
|
Issue Dt:
|
04/27/2004
|
Application #:
|
09553931
|
Filing Dt:
|
04/21/2000
|
Title:
|
POLISHING CARRIER HEAD
|
|
|
Patent #:
|
|
Issue Dt:
|
03/12/2002
|
Application #:
|
09553938
|
Filing Dt:
|
04/21/2000
|
Title:
|
Polishing apparatus with carrier ring and carrier head employing like polarities
|
|
|
Patent #:
|
|
Issue Dt:
|
01/14/2003
|
Application #:
|
09557430
|
Filing Dt:
|
04/25/2000
|
Title:
|
METHOD FOR FORMING DIELECTRIC STACK INCLUDING SECOND DIELECTRIC LAYER WITH LOWER UNDOPED PORTION AND UPPER DOPED PORTION
|
|
|
Patent #:
|
|
Issue Dt:
|
05/14/2002
|
Application #:
|
09557536
|
Filing Dt:
|
04/25/2000
|
Title:
|
METHOD FOR FORMING TRENCHES CAPACITORS IN SOI SUBSTRATES
|
|
|
Patent #:
|
|
Issue Dt:
|
04/15/2003
|
Application #:
|
09557946
|
Filing Dt:
|
04/24/2000
|
Title:
|
METHOD AND APPARATUS FOR ENHANCING IMAGE CONTRAST USING INTENSITY FILTRATION
|
|
|
Patent #:
|
|
Issue Dt:
|
01/29/2002
|
Application #:
|
09559934
|
Filing Dt:
|
04/27/2000
|
Title:
|
Interconnect-integrated metal-insulator-metal capacitor and method of fabricating same
|
|
|
Patent #:
|
|
Issue Dt:
|
04/02/2002
|
Application #:
|
09560935
|
Filing Dt:
|
04/30/2000
|
Title:
|
Method of determining the impact of plasma-charging damage on yield and reliablity in submicron integrated circuits
|
|
|
Patent #:
|
|
Issue Dt:
|
06/11/2002
|
Application #:
|
09564659
|
Filing Dt:
|
05/03/2000
|
Title:
|
SLURRY RECIRCULATION SYSTEM FOR REDUCED SLURRY DRYING
|
|
|
Patent #:
|
|
Issue Dt:
|
02/11/2003
|
Application #:
|
09567359
|
Filing Dt:
|
05/09/2000
|
Title:
|
CALIBRATION METHOD FOR QUANTITATIVE ELEMENTAL ANALYSIS
|
|
|
Patent #:
|
|
Issue Dt:
|
02/11/2003
|
Application #:
|
09567373
|
Filing Dt:
|
05/09/2000
|
Title:
|
METHOD OF TESTING AN UNKNOWN SAMPLE WITH AN ANALYTICAL TOOL
|
|
|
Patent #:
|
|
Issue Dt:
|
08/05/2003
|
Application #:
|
09567675
|
Filing Dt:
|
05/09/2000
|
Title:
|
CALIBRATION METHOD FOR QUANTITATIVE ELEMENTAL ANALYSIS
|
|
|
Patent #:
|
|
Issue Dt:
|
05/07/2002
|
Application #:
|
09572060
|
Filing Dt:
|
05/17/2000
|
Title:
|
Semiconductor device having a metal gate with a work function compatible with a semiconductor device
|
|
|
Patent #:
|
|
Issue Dt:
|
01/22/2002
|
Application #:
|
09573123
|
Filing Dt:
|
05/17/2000
|
Title:
|
Capacitor with multiple-component dielectric and method of fabricating same
|
|
|
Patent #:
|
|
Issue Dt:
|
05/20/2003
|
Application #:
|
09573137
|
Filing Dt:
|
05/17/2000
|
Title:
|
CAPACITOR WITH STOICHIOMETRICALLY ADJUSTED DIELECTRIC AND METHOD OF FABRICATING SAME
|
|
|
Patent #:
|
|
Issue Dt:
|
01/28/2003
|
Application #:
|
09574365
|
Filing Dt:
|
05/19/2000
|
Title:
|
PROCESS CONTROL SYSTEM
|
|
|
Patent #:
|
|
Issue Dt:
|
01/14/2003
|
Application #:
|
09577912
|
Filing Dt:
|
05/24/2000
|
Title:
|
ANTI-CORROSION SYSTEM
|
|
|
Patent #:
|
|
Issue Dt:
|
10/15/2002
|
Application #:
|
09578082
|
Filing Dt:
|
05/24/2000
|
Title:
|
SEMICONDUCTOR DEVICE WITH VARIABLE PIN LOCATIONS
|
|
|
Patent #:
|
|
Issue Dt:
|
04/06/2004
|
Application #:
|
09578894
|
Filing Dt:
|
05/26/2000
|
Title:
|
METHOD FOR INTERCONNECTING ARRAYS OF MICROMECHANICAL DEVICES
|
|
|
Patent #:
|
|
Issue Dt:
|
03/12/2002
|
Application #:
|
09580106
|
Filing Dt:
|
05/30/2000
|
Title:
|
SYSTEM TO REDUCE PARTICULATE CONTAMINATION
|
|
|
Patent #:
|
|
Issue Dt:
|
12/25/2001
|
Application #:
|
09580530
|
Filing Dt:
|
05/30/2000
|
Title:
|
Illumination system for electron beam lithography tool
|
|
|
Patent #:
|
|
Issue Dt:
|
05/07/2002
|
Application #:
|
09583434
|
Filing Dt:
|
05/31/2000
|
Title:
|
ENDPOINT DETECTION METHOD AND APPARATUS WHICH UTILIZE A CHELATING AGENT TO DETECT A POLISHING ENDPOINT
|
|
|
Patent #:
|
|
Issue Dt:
|
09/03/2002
|
Application #:
|
09583936
|
Filing Dt:
|
05/31/2000
|
Title:
|
METHOD AND APPARATUS FOR DETERMINING YIELD IMPACTING TESTS AT WAFER LEVEL AND PACKAGE LEVEL FOR SEMICONDUCTOR DEVICES
|
|
|
Patent #:
|
|
Issue Dt:
|
12/11/2001
|
Application #:
|
09585159
|
Filing Dt:
|
06/01/2000
|
Title:
|
Method for fabricating a thin-film transistor
|
|
|
Patent #:
|
|
Issue Dt:
|
04/13/2004
|
Application #:
|
09586586
|
Filing Dt:
|
06/02/2000
|
Title:
|
METHOD AND SYSTEM FOR ELIMINNATING EXTRUSIONS IN SEMICONDUCTOR VIAS
|
|
|
Patent #:
|
|
Issue Dt:
|
04/23/2002
|
Application #:
|
09587609
|
Filing Dt:
|
06/05/2000
|
Title:
|
Method and apparatus for enhancing uniformity during polishing of a semiconductor wafer
|
|
|
Patent #:
|
|
Issue Dt:
|
11/06/2001
|
Application #:
|
09589816
|
Filing Dt:
|
06/07/2000
|
Title:
|
SEMICONDUCTOR DEVICE, TRENCH ISOLATION STRUCTURE AND METHODS OF FORMATION
|
|
|
Patent #:
|
|
Issue Dt:
|
04/02/2002
|
Application #:
|
09590310
|
Filing Dt:
|
06/07/2000
|
Title:
|
LOW TEMPERATURE PROCESS FOR FORMING A LOW DIELECTRIC CONSTANT FLUORINE AND CARBON-CONTAINING SILICON OXIDE DIELECTRIC-MATERIAL CHARACTERIZED BY IMPROVED RESISTANCE TO OXIDATION AND GOOD GAP-FILLING CAPABILITIES
|
|
|
Patent #:
|
|
Issue Dt:
|
02/04/2003
|
Application #:
|
09591108
|
Filing Dt:
|
06/09/2000
|
Title:
|
SEMICONDUCTOR DEVICE WITH A PAIR OF TRANSISTORS HAVING DUAL WORK FUNCTION GATE ELECTRODES
|
|
|
Patent #:
|
|
Issue Dt:
|
07/16/2002
|
Application #:
|
09591626
|
Filing Dt:
|
06/09/2000
|
Title:
|
ELECTRON BEAM IMAGING APPARATUS
|
|
|
Patent #:
|
|
Issue Dt:
|
10/09/2001
|
Application #:
|
09594478
|
Filing Dt:
|
06/15/2000
|
Title:
|
Insulated-gate field-effect transistors having different gate capacitances
|
|
|
Patent #:
|
|
Issue Dt:
|
07/13/2004
|
Application #:
|
09596382
|
Filing Dt:
|
06/16/2000
|
Title:
|
PROCESS FOR MANUFACTURING AN INTEGRATED CIRCUIT INCLUDING A DUAL-DAMASCENE STRUCTURE AND A CAPACITOR
|
|
|
Patent #:
|
|
Issue Dt:
|
12/24/2002
|
Application #:
|
09596909
|
Filing Dt:
|
06/20/2000
|
Title:
|
ENGINEERING DATABASE FEEDBACK SYSTEM
|
|
|
Patent #:
|
|
Issue Dt:
|
04/22/2003
|
Application #:
|
09597076
|
Filing Dt:
|
06/20/2000
|
Title:
|
TWO-STEP OXIDATION PROCESS FOR OXIDIZING A SILICON SUBSTRATE WHEREIN THE FIRST STEP IS CARRIED OUT AT A TEMPERATURE BELOW THE VISCOELASTIC TEMPERATURE OF SILICON DIOXIDE AND THE SECOND STEP IS CARRIED OUT AT A TEMPERATURE ABOVE THE VISCOELASTIC TEMPERATURE
|
|
|
Patent #:
|
|
Issue Dt:
|
12/10/2002
|
Application #:
|
09597077
|
Filing Dt:
|
06/20/2000
|
Title:
|
HIGH QUALITY OXIDE FOR USE IN INTEGRATED CIRCUITS
|
|
|
Patent #:
|
|
Issue Dt:
|
09/11/2001
|
Application #:
|
09602797
|
Filing Dt:
|
06/23/2000
|
Title:
|
SEMICONDUCTOR WAFER HAVING A LAYER-TO-LAYER ALIGNMENT MARK
|
|
|
Patent #:
|
|
Issue Dt:
|
09/16/2003
|
Application #:
|
09603717
|
Filing Dt:
|
06/27/2000
|
Title:
|
METHOD OF TESTING AN INTEGRATED CIRCUIT
|
|
|
Patent #:
|
|
Issue Dt:
|
07/15/2003
|
Application #:
|
09604020
|
Filing Dt:
|
06/26/2000
|
Title:
|
METHOD FOR REGULAR DETECTION OF PHOSPHORUS STRIATIONS IN A MULT-LAYERED FILM STACK
|
|
|
Patent #:
|
|
Issue Dt:
|
12/21/2004
|
Application #:
|
09604519
|
Filing Dt:
|
06/27/2000
|
Title:
|
INTEGRATED CIRCUIT AND A METHOD OF MANUFACTURING AN INTEGRATED CIRCUIT
|
|
|
Patent #:
|
|
Issue Dt:
|
12/10/2002
|
Application #:
|
09605380
|
Filing Dt:
|
06/27/2000
|
Title:
|
COMPOSITE LOW DIELECTRIC CONSTANT FILM FOR INTEGRATED CIRCUIT STRUCTURE
|
|
|
Patent #:
|
|
Issue Dt:
|
02/12/2002
|
Application #:
|
09605382
|
Filing Dt:
|
06/27/2000
|
Title:
|
Process to provide enhanced resistance to cracking and to further reduce the dielectric constant of a low dielectric constant dielectric film of an integrated circuit structure by implantation of the low dielectric constant dielectric film with hydrogen ions
|
|
|
Patent #:
|
|
Issue Dt:
|
04/01/2003
|
Application #:
|
09607169
|
Filing Dt:
|
06/29/2000
|
Title:
|
APPARATUS AND METHOD FOR PLANARIZING THE SURFACE OF A SEMICONDUCTOR WAFER
|
|
|
Patent #:
|
|
Issue Dt:
|
04/09/2002
|
Application #:
|
09607511
|
Filing Dt:
|
06/28/2000
|
Title:
|
Process for forming trenches and vias in layers of low dielectric constant carbon-doped silicon oxide dielectric material of an integrated circuit structure
|
|
|
Patent #:
|
|
Issue Dt:
|
02/26/2002
|
Application #:
|
09607512
|
Filing Dt:
|
06/28/2000
|
Title:
|
PROCESS FOR FORMING TRENCHES AND VIAS IN LAYERS OF LOW DIELECTRIC CONSTANT CARBON-DOPED SILICON OXIDE DIELECTRIC MATERIAL OF AN INTEGRATED CIRCUIT STRUCTURE
|
|
|
Patent #:
|
|
Issue Dt:
|
09/24/2002
|
Application #:
|
09609527
|
Filing Dt:
|
07/03/2000
|
Title:
|
SYSTEM TO IMPROVE SER IMMUNITY AND PUNCHTHROUGH
|
|
|
Patent #:
|
|
Issue Dt:
|
03/09/2004
|
Application #:
|
09614992
|
Filing Dt:
|
07/12/2000
|
Title:
|
THIN FILM RESISTOR DEVICE AND A METHOD OF MANUFACTURE THEREFOR
|
|
|
Patent #:
|
|
Issue Dt:
|
05/27/2003
|
Application #:
|
09617550
|
Filing Dt:
|
07/17/2000
|
Title:
|
LOW VIA RESISTANCE SYSTEM
|
|
|
Patent #:
|
|
Issue Dt:
|
05/07/2002
|
Application #:
|
09617687
|
Filing Dt:
|
07/17/2000
|
Title:
|
ELECTROSTATIC DISCHARGE PROTECTION DEVICE WITH MONOLITHICALLY FORMED RESISTOR-CAPACITOR PORTION
|
|
|
Patent #:
|
|
Issue Dt:
|
09/24/2002
|
Application #:
|
09618211
|
Filing Dt:
|
07/10/2000
|
Title:
|
POLYMERIC DIELECTRIC LAYERS HAVING LOW DIELECTRIC CONSTANTS AND IMPROVED ADHESION TO METAL LINES
|
|
|
Patent #:
|
|
Issue Dt:
|
03/25/2003
|
Application #:
|
09630463
|
Filing Dt:
|
08/02/2000
|
Title:
|
HIGH SPEED LOW VOLTAGE SEMICONDUCTOR DEVICES METHOD OF FABRICATING
|
|
|
Patent #:
|
|
Issue Dt:
|
09/30/2003
|
Application #:
|
09631545
|
Filing Dt:
|
08/03/2000
|
Title:
|
METHOD OF FOCUSED ION BEAM PATTERN TRANSFER USING A SMART DYNAMIC TEMPLATE
|
|
|
Patent #:
|
|
Issue Dt:
|
12/02/2003
|
Application #:
|
09631755
|
Filing Dt:
|
08/03/2000
|
Title:
|
BIPOLAR TRANISTOR HAVING A LOW K MATERIAL IN THE EMITTER REGION
|
|
|
Patent #:
|
|
Issue Dt:
|
06/25/2002
|
Application #:
|
09633241
|
Filing Dt:
|
08/07/2000
|
Title:
|
SILICON CARBIDE BARRIER LAYERS FOR POROUS LOW DIELECTRIC CONSTANT MATERIALS
|
|
|
Patent #:
|
|
Issue Dt:
|
09/10/2002
|
Application #:
|
09634021
|
Filing Dt:
|
08/08/2000
|
Title:
|
MITIGATION OF DELETERIOUS EFFECTS OF MICROPIPES IN SILICON CARBIDE DEVICES
|
|
|
Patent #:
|
|
Issue Dt:
|
11/05/2002
|
Application #:
|
09634401
|
Filing Dt:
|
08/09/2000
|
Title:
|
NOVEL PROCESS FOR GATE OXIDE SIDE-WALL PROTECTION FROM PLASMA DAMAGE TO FORM HIGHLY RELIABLE GATE DIELECTRICS
|
|
|
Patent #:
|
|
Issue Dt:
|
07/30/2002
|
Application #:
|
09636447
|
Filing Dt:
|
08/11/2000
|
Title:
|
METHOD FOR MAKING A MERGED CONTACT WINDOW IN A TRANSISTOR TO ELECTRICALLY CONNECT THE GATE TO EITHER THE SOURCE OR THE DRAIN
|
|
|
Patent #:
|
|
Issue Dt:
|
02/08/2005
|
Application #:
|
09637496
|
Filing Dt:
|
08/11/2000
|
Title:
|
BIPOLAR TRANSISTOR HAVING AN ISOLATION STRUCTURE LOCATED UNDER THE BASE, EMITTER AND COLLECTOR AND A METHOD OF MANUFACTURE THEREOF
|
|
|
Patent #:
|
|
Issue Dt:
|
07/02/2002
|
Application #:
|
09639449
|
Filing Dt:
|
08/15/2000
|
Title:
|
CLEANLINESS VERIFICATION SYSTEM
|
|
|
Patent #:
|
|
Issue Dt:
|
01/14/2003
|
Application #:
|
09641086
|
Filing Dt:
|
08/17/2000
|
Title:
|
USE OF SELECTIVE OXIDATION TO IMPROVE LDMOS POWER TRANSISTORS
|
|
|
Patent #:
|
|
Issue Dt:
|
07/22/2003
|
Application #:
|
09641661
|
Filing Dt:
|
08/18/2000
|
Title:
|
TEST LIMITS BASED ON POSITION
|
|
|
Patent #:
|
|
Issue Dt:
|
03/18/2003
|
Application #:
|
09642376
|
Filing Dt:
|
08/21/2000
|
Title:
|
MODULAR SEMICONDUCTOR SUBSTRATES
|
|
|
Patent #:
|
|
Issue Dt:
|
05/07/2002
|
Application #:
|
09643784
|
Filing Dt:
|
08/22/2000
|
Title:
|
Method of making article comprising vertically nano-interconnected circuit devices and method for making the same
|
|
|
Patent #:
|
|
Issue Dt:
|
06/07/2005
|
Application #:
|
09648164
|
Filing Dt:
|
08/25/2000
|
Title:
|
ARCHITECTURE FOR CIRCUIT CONNECTION OF A VERTICAL TRANSISTOR
|
|
|
Patent #:
|
|
Issue Dt:
|
12/31/2002
|
Application #:
|
09650038
|
Filing Dt:
|
08/29/2000
|
Title:
|
PROCESS FOR FABRICATING SEMICONDUCTOR DEVICES IN WHICH THE DISTRIBUTION OF DOPANTS IS CONTROLLED
|
|
|
Patent #:
|
|
Issue Dt:
|
10/01/2002
|
Application #:
|
09650606
|
Filing Dt:
|
08/30/2000
|
Title:
|
METHOD OF MANUFACTURING AN INTEGRATED CIRCUIT
|
|
|
Patent #:
|
|
Issue Dt:
|
08/21/2007
|
Application #:
|
09651696
|
Filing Dt:
|
08/30/2000
|
Title:
|
ON-CHIP VACUUM TUBE DEVICE AND PROCESS FOR MAKING DEVICE
|
|
|
Patent #:
|
|
Issue Dt:
|
04/16/2002
|
Application #:
|
09652479
|
Filing Dt:
|
08/31/2000
|
Title:
|
Methods of fabricating a metal-oxide-metal capacitor and associated apparatuses
|
|
|
Patent #:
|
|
Issue Dt:
|
01/04/2005
|
Application #:
|
09653295
|
Filing Dt:
|
08/31/2000
|
Title:
|
STACKED STRUCTURE FOR PARALLEL CAPACITORS AND METHOD OF FABRICATION
|
|
|
Patent #:
|
|
Issue Dt:
|
09/02/2003
|
Application #:
|
09654689
|
Filing Dt:
|
09/05/2000
|
Title:
|
INTEGRATED CIRCUIT ISOLATION SYSTEM
|
|
|
Patent #:
|
|
Issue Dt:
|
09/02/2003
|
Application #:
|
09654689
|
Filing Dt:
|
09/05/2000
|
Title:
|
INTEGRATED CIRCUIT ISOLATION SYSTEM
|
|
|
Patent #:
|
|
Issue Dt:
|
12/03/2002
|
Application #:
|
09661465
|
Filing Dt:
|
09/13/2000
|
Title:
|
PROCESS FOR PLANARIZATION OF INTEGRATED CIRCUIT STRUCTURE WHICH INHIBITS CRACKING OF LOW DIELECTRIC CONSTANT DIELECTRIC MATERIAL ADJACENT UNDERLYING RAISED STRUCTURES
|
|
|
Patent #:
|
|
Issue Dt:
|
04/22/2003
|
Application #:
|
09665988
|
Filing Dt:
|
09/20/2000
|
Title:
|
CONCENTRIC OPTICAL CABLE WITH FULL DUPLEX CONNECTORS
|
|
|
Patent #:
|
|
Issue Dt:
|
06/17/2003
|
Application #:
|
09666507
|
Filing Dt:
|
09/20/2000
|
Title:
|
EXHAUST FLOW CONTROL SYSTEM
|
|
|
Patent #:
|
|
Issue Dt:
|
01/24/2006
|
Application #:
|
09667046
|
Filing Dt:
|
09/21/2000
|
Title:
|
DUAL DAMASCENE PROCESS WITH NO PASSING METAL FEATURES
|
|
|
Patent #:
|
|
Issue Dt:
|
11/20/2001
|
Application #:
|
09669979
|
Filing Dt:
|
09/26/2000
|
Title:
|
Planarization system
|
|
|
Patent #:
|
|
Issue Dt:
|
11/26/2002
|
Application #:
|
09670448
|
Filing Dt:
|
09/26/2000
|
Title:
|
SHALLOW JUNCTION FORMATION
|
|
|
Patent #:
|
|
Issue Dt:
|
11/22/2005
|
Application #:
|
09670975
|
Filing Dt:
|
09/27/2000
|
Title:
|
TEMPERATURE CONTROL SYSTEM
|
|
|
Patent #:
|
|
Issue Dt:
|
11/19/2002
|
Application #:
|
09670998
|
Filing Dt:
|
09/27/2000
|
Title:
|
PROCESS FOR PLANARIZING AN ISOLATION STRUCTURE IN A SUBSTRATE
|
|
|
Patent #:
|
|
Issue Dt:
|
06/26/2001
|
Application #:
|
09684015
|
Filing Dt:
|
10/06/2000
|
Title:
|
Non-contact method for monitoring and controlling plasma charging damage in a semiconductor device
|
|
|
Patent #:
|
|
Issue Dt:
|
04/08/2003
|
Application #:
|
09689030
|
Filing Dt:
|
10/12/2000
|
Title:
|
METHOD OF FORMING A HIGH QUALITY GATE OXIDE LAYER HAVING A UNIFORM THICKNESS
|
|
|
Patent #:
|
|
Issue Dt:
|
05/06/2003
|
Application #:
|
09690047
|
Filing Dt:
|
10/16/2000
|
Title:
|
METHOD AND APPARATUS FOR WASHING DRUMS
|
|