Patent Assignment Details
NOTE:Results display only for issued patents and published applications.
For pending or abandoned applications please consult USPTO staff.
|
Reel/Frame: | 010024/0608 | |
| Pages: | 6 |
| | Recorded: | 03/12/1999 | | |
Conveyance: | ASSIGNMENT OF ASSIGNORS INTEREST (SEE DOCUMENT FOR DETAILS). |
|
Total properties:
3
|
|
Patent #:
|
|
Issue Dt:
|
10/10/1989
|
Application #:
|
07142652
|
Filing Dt:
|
01/11/1988
|
Title:
|
DIGITAL WAVEFORM ANALYZER
|
|
|
Patent #:
|
|
Issue Dt:
|
08/18/1992
|
Application #:
|
07294470
|
Filing Dt:
|
01/06/1989
|
Title:
|
PARTITIONING OF BOOLEAN LOGIC EQUATIONS INTO PHYSICAL LOGIC DEVICES
|
|
|
Patent #:
|
|
Issue Dt:
|
03/12/1996
|
Application #:
|
07898955
|
Filing Dt:
|
06/15/1992
|
Title:
|
MULTI-LEVEL LOGIC OPTIMIZATION IN PROGRAMMABLE LOGIC DEVICES
|
|
Assignee
|
|
|
2100 LOGIC DRIVE |
SAN JOSE, CALIFORNIA 95124 |
|
Correspondence name and address
|
|
GIBSON, DUNN & CRUTCHER LLP
|
|
MICHAEL A. LEVY, ESQ.
|
|
31ST FLOOR, TELESIS TOWER
|
|
ONE MONTGOMERY STREET
|
|
SAN FRANCISCO, CA 94104
|
Search Results as of:
06/28/2024 10:15 AM
If you have any comments or questions concerning the data displayed,
contact
PRD / Assignments at 571-272-3350. v.2.6
Web interface last modified:
August 25, 2017 v.2.6
|