skip navigationU S P T O SealUnited States Patent and Trademark Office AOTW logo
Home|Site Index|Search|Guides|Contacts|eBusiness|eBiz alerts|News|Help
Assignments on the Web > Patent Query
Patent Assignment Details
NOTE:Results display only for issued patents and published applications. For pending or abandoned applications please consult USPTO staff.

Reel/Frame:013826/0613   Pages: 10
Recorded: 03/10/2003
Conveyance: ASSIGNMENT OF ASSIGNORS INTEREST (SEE DOCUMENT FOR DETAILS).
Total properties: 5
1
Patent #:
Issue Dt:
05/06/2003
Application #:
09466186
Filing Dt:
12/17/1999
Publication #:
Pub Dt:
05/30/2002
Title:
SEMICONDUCTOR DEVICE AND METHOD OF FORMING THE SAME
2
Patent #:
Issue Dt:
05/06/2003
Application #:
09605737
Filing Dt:
06/29/2000
Title:
FAULT PROPAGATION PATH ESTIMATING METHOD, FAULT PROPAGATION PATH ESTIMATING APPARATUS AND RECORDING MEDIA
3
Patent #:
Issue Dt:
04/22/2003
Application #:
09686970
Filing Dt:
10/12/2000
Title:
COMPUTER SIMULATION METHOD FOR SEMICONDUCTOR DEVICE
4
Patent #:
Issue Dt:
04/29/2003
Application #:
09768594
Filing Dt:
01/25/2001
Publication #:
Pub Dt:
07/26/2001
Title:
LAYOUT DESIGN METHOD
5
Patent #:
Issue Dt:
05/06/2003
Application #:
09779627
Filing Dt:
02/09/2001
Publication #:
Pub Dt:
09/27/2001
Title:
FLIP- CHIP SEMICONDUCTOR DEVICE AND METHOD OF FORMING THE SAME
Assignor
1
Exec Dt:
11/01/2002
Assignee
1
1753 SHIMONUMABE, NAKAHARA-KU
KAWASAKI, KANAGAWA 211-8668, JAPAN
Correspondence name and address
YOUNG & THOMPSON
LAUREN TERRY
SECOND FLOOR
745 SOUTH 23RD STREET
ARLINGTON, VA 22202

Search Results as of: 05/30/2024 07:07 AM
If you have any comments or questions concerning the data displayed, contact PRD / Assignments at 571-272-3350. v.2.6
Web interface last modified: August 25, 2017 v.2.6
| .HOME | INDEX| SEARCH | eBUSINESS | CONTACT US | PRIVACY STATEMENT