Patent Assignment Details
NOTE:Results display only for issued patents and published applications.
For pending or abandoned applications please consult USPTO staff.
|
Reel/Frame: | 026003/0619 | |
| Pages: | 22 |
| | Recorded: | 03/21/2011 | | |
Attorney Dkt #: | 1374.10345G00 |
Conveyance: | MERGER (SEE DOCUMENT FOR DETAILS). |
|
Total properties:
4
|
|
Patent #:
|
|
Issue Dt:
|
05/08/2007
|
Application #:
|
11006702
|
Filing Dt:
|
12/08/2004
|
Publication #:
|
|
Pub Dt:
|
06/02/2005
| | | | |
Title:
|
METHOD OF FABRICATING SEMICONDUCTOR INTEGRATED CIRCUIT DEVICE
|
|
|
Patent #:
|
|
Issue Dt:
|
01/01/2008
|
Application #:
|
11783187
|
Filing Dt:
|
04/06/2007
|
Publication #:
|
|
Pub Dt:
|
08/09/2007
| | | | |
Title:
|
METHOD OF FABRICATING SEMICONDUCTOR INTEGRATED CIRCUIT DEVICE WITH 99.99 WT% COBALT
|
|
|
Patent #:
|
|
Issue Dt:
|
06/30/2009
|
Application #:
|
11950152
|
Filing Dt:
|
12/04/2007
|
Publication #:
|
|
Pub Dt:
|
04/17/2008
| | | | |
Title:
|
METHOD OF FABRICATING SEMICONDUCTOR INTEGRATED CIRCUIT DEVICE
|
|
|
Patent #:
|
|
Issue Dt:
|
10/11/2011
|
Application #:
|
12492276
|
Filing Dt:
|
06/26/2009
|
Publication #:
|
|
Pub Dt:
|
10/22/2009
| | | | |
Title:
|
METHOD OF FABRICATING SEMICONDUCTOR INTEGRATED CIRCUIT DEVICE
|
|
Assignee
|
|
|
1753 SHIMONUMABE, NAKAHARA-KU |
KAWASAKI-SHI |
KANAGAWA, JAPAN |
|
Correspondence name and address
|
|
ANTONELLI, TERRY, STOUT & KRAUS, LLP
|
|
1300 N. 17TH STREET, SUITE 1800
|
|
ARLINGTON, VIRGINIA 22209
|
Search Results as of:
06/04/2024 12:58 AM
If you have any comments or questions concerning the data displayed,
contact
PRD / Assignments at 571-272-3350. v.2.6
Web interface last modified:
August 25, 2017 v.2.6
|