Patent Assignment Details
NOTE:Results display only for issued patents and published applications.
For pending or abandoned applications please consult USPTO staff.
|
Reel/Frame: | 009663/0625 | |
| Pages: | 3 |
| | Recorded: | 11/12/1998 | | |
Conveyance: | ASSIGNMENT OF ASSIGNORS INTEREST (SEE DOCUMENT FOR DETAILS). |
|
Total properties:
1
|
|
Patent #:
|
|
Issue Dt:
|
02/12/2002
|
Application #:
|
09169848
|
Filing Dt:
|
10/09/1998
|
Title:
|
TEST CIRCUITS FOR TESTING INTER-DEVICE FPGA LINKS INCLUDING A SHIFT REGISTER CONFIGURED FROM FPGA ELEMENTS TO FORM A SHIFT BLOCK THROUGH SAID INTER-DEVICE FPGA LINKS
|
|
Assignee
|
|
|
P.O. BOX 636 |
600 MOUNTAIN AVENUE |
MURRAY HILL, NEW JERSEY 07974 |
|
Correspondence name and address
|
|
SYNNESTVEDT & LECHNER
|
|
THEODORE NACCARELLA, ESQ.
|
|
2600 ARAMARK TOWER
|
|
PHILADELPHIA, PA 19107
|
Search Results as of:
09/22/2024 01:07 AM
If you have any comments or questions concerning the data displayed,
contact
PRD / Assignments at 571-272-3350. v.2.6
Web interface last modified:
August 25, 2017 v.2.6
|