Patent Assignment Details
NOTE:Results display only for issued patents and published applications.
For pending or abandoned applications please consult USPTO staff.
|
Reel/Frame: | 014132/0625 | |
| Pages: | 3 |
| | Recorded: | 11/25/2002 | | |
Conveyance: | ASSIGNMENT OF ASSIGNORS INTEREST (SEE DOCUMENT FOR DETAILS). |
|
Total properties:
1
|
|
Patent #:
|
|
Issue Dt:
|
12/30/2008
|
Application #:
|
10296498
|
Filing Dt:
|
11/25/2002
|
Publication #:
|
|
Pub Dt:
|
09/25/2003
| | | | |
Title:
|
METHOD OF POLISHING SEMICONDUCTOR WAFERS BY USING DOUBLE-SIDED POLISHER
|
|
Assignee
|
|
|
2-1, SHIBAURA 1-CHOME, MINATO-KU |
TOKYO 105-8634, JAPAN |
|
Correspondence name and address
|
|
KUBOVCIK & KUBOVCIK
|
|
KEIKO TANAKA KUBOVCIK
|
|
THE FARRAGUT BUILDING, SUITE 710
|
|
900 17TH STREET, N.W.
|
|
WASHINGTON, DC 20006
|
Search Results as of:
06/22/2024 03:42 PM
If you have any comments or questions concerning the data displayed,
contact
PRD / Assignments at 571-272-3350. v.2.6
Web interface last modified:
August 25, 2017 v.2.6
|