USPTO Assignments on the Web

	United States Patent and Trademark Office
	Home\|Site Index\|Search\|Guides\|Contacts\|eBusiness\|eBiz alerts\|News\|Help

Assignments on the Web > Patent Query

Patent Assignment Details

NOTE:Results display only for issued patents and published applications. For pending or abandoned applications please consult USPTO staff.

Reel/Frame:	051070/0625			Pages:	53
		Recorded:	11/20/2019
Attorney Dkt #:	5059-500029
Conveyance:	ASSIGNMENT OF ASSIGNORS INTEREST (SEE DOCUMENT FOR DETAILS).

Total properties: 683
Page 1 of 7
Pages: 1 2 3 4 5 6 7

Patent #:	5745734	Issue Dt:	04/28/1998	Application #:	08536901	Filing Dt:	09/29/1995
Title:	METHOD AND SYSTEM FOR PROGRAMMING A GATE ARRAY USING A COMPRESSED CONFIGURATION BIT STREAM

Patent #:	5734582	Issue Dt:	03/31/1998	Application #:	08570850	Filing Dt:	12/12/1995
Title:	METHOD AND SYSTEM FOR LAYOUT AND SCHEMATIC GENERATION FOR HETEROGENEOUS ARRAYS

Patent #:	5914906	Issue Dt:	06/22/1999	Application #:	08575312	Filing Dt:	12/20/1995
Title:	FIELD PROGRAMMABLE MEMORY ARRAY

Patent #:	5768152	Issue Dt:	06/16/1998	Application #:	08705871	Filing Dt:	08/28/1996
Title:	PERFORMANCE MONITORING THROUGH JTAG 1149.1 INTERFACE

Patent #:	5832284	Issue Dt:	11/03/1998	Application #:	08772706	Filing Dt:	12/23/1996
Title:	SELF REGULATING TEMPERATURE/PERFORMANCE/VOLTAGE SCHEME FOR MICROS (X86)

Patent #:	5757693	Issue Dt:	05/26/1998	Application #:	08803056	Filing Dt:	02/19/1997
Title:	GAIN MEMORY CELL WITH DIODE

Patent #:	6070262	Issue Dt:	05/30/2000	Application #:	08833367	Filing Dt:	04/04/1997
Title:	RECONFIGURABLE I/O DRAM

Patent #:	6118318	Issue Dt:	09/12/2000	Application #:	08853963	Filing Dt:	05/09/1997
Title:	SELF BIASED DIFFERENTIAL AMPLIFIER WITH HYSTERESIS

Patent #:	5949272	Issue Dt:	09/07/1999	Application #:	08873830	Filing Dt:	06/12/1997
Title:	BIDIRECTIONAL OFF-CHIP DRIVER WITH RECEIVER BYPASS

Patent #:	6074895	Issue Dt:	06/13/2000	Application #:	08936032	Filing Dt:	09/23/1997
Title:	METHOD OF FORMING A FLIP CHIP ASSEMBLY AND A FLIP CHIP ASSEMBLY FORMED BY THE METHOD

Patent #:	5946545	Issue Dt:	08/31/1999	Application #:	08942515	Filing Dt:	10/02/1997
Title:	SEMICONDUCTOR STACK STRUCTURES AND FABRICATION/SPARING METHODS UTILIZING PROGRAMMABLE SPARE CIRCUIT

Patent #:	5898623	Issue Dt:	04/27/1999	Application #:	08947762	Filing Dt:	10/09/1997
Title:	N INPUT PORT SWITCHING PROTOCOL FOR A RANDOM ACCESS MEMORY

Patent #:	6326696	Issue Dt:	12/04/2001	Application #:	09018698	Filing Dt:	02/04/1998
Title:	ELECTRONIC PACKAGE WITH INTERCONNECTED CHIPS

Patent #:	6097655	Issue Dt:	08/01/2000	Application #:	09055002	Filing Dt:	04/03/1998
Title:	PULL THROUGH FIFO MEMORY DEVICE

Patent #:	5945707	Issue Dt:	08/31/1999	Application #:	09056903	Filing Dt:	04/07/1998
Title:	DRAM CELL WITH GROOVED TRANSFER DEVICE

Patent #:	6065093	Issue Dt:	05/16/2000	Application #:	09079572	Filing Dt:	05/15/1998
Title:	HIGH BANDWIDTH NARROW I/O MEMORY DEVICE WITH COMMAND STACKING

Patent #:	6118719	Issue Dt:	09/12/2000	Application #:	09081639	Filing Dt:	05/20/1998
Title:	SELF-INITIATED SELF-REFRESH MODE FOR MEMORY MODULES

Patent #:	6057719	Issue Dt:	05/02/2000	Application #:	09092412	Filing Dt:	06/05/1998
Title:	PROGRAMMABLE, SELF-RESETTING DIVIDER

Patent #:	6767789	Issue Dt:	07/27/2004	Application #:	09105739	Filing Dt:	06/26/1998
Title:	METHOD FOR INTERCONNECTION BETWEEN TRANSFER DEVICES AND STORAGE CAPACITORS IN MEMORY CELLS AND DEVICE FORMED THEREBY

Patent #:	6011383	Issue Dt:	01/04/2000	Application #:	09120211	Filing Dt:	07/21/1998
Title:	LOW POWERING APPARATUS FOR AUTOMATIC REDUCTION OF POWER IN ACTIVE AND STANDBY MODES

Patent #:	6178517	Issue Dt:	01/23/2001	Application #:	09121933	Filing Dt:	07/24/1998
Title:	HIGH BANDWIDTH DRAM WITH LOW OPERATING POWER MODES

Patent #:	6097243	Issue Dt:	08/01/2000	Application #:	09159861	Filing Dt:	09/24/1998
Title:	DEVICE AND METHOD TO REDUCE POWER CONSUMPTION IN INTEGRATED SEMICONDUCTOR DEVICES USING A LOW POWER GROGGY MODE

Patent #:	6097241	Issue Dt:	08/01/2000	Application #:	09159898	Filing Dt:	09/24/1998
Title:	ASIC LOW POWER ACTIVITY DETECTOR TO CHANGE THRESHOLD VOLTAGE

Patent #:	6119241	Issue Dt:	09/12/2000	Application #:	09183342	Filing Dt:	10/30/1998
Title:	SELF REGULATING TEMPERATURE/PERFORMANCE/VOLTAGE SCHEME FOR MICROS (X86)

Patent #:	6038192	Issue Dt:	03/14/2000	Application #:	09189391	Filing Dt:	11/10/1998
Title:	MEMORY CELLS FOR FIELD PROGRAMMABLE MEMORY ARRAY

Patent #:	6118707	Issue Dt:	09/12/2000	Application #:	09189750	Filing Dt:	11/10/1998
Title:	METHOD OF OPERATING A FIELD PROGRAMMABLE MEMORY ARRAY WITH A FIELD PROGRAMMABLE GATE ARRAY

Patent #:	6075745	Issue Dt:	06/13/2000	Application #:	09190628	Filing Dt:	11/12/1998
Title:	FIELD PROGRAMMABLE MEMORY ARRAY

Patent #:	6130854	Issue Dt:	10/10/2000	Application #:	09190871	Filing Dt:	11/12/1998
Title:	PROGRAMMABLE ADDRESS DECODER FOR FIELD PROGRAMMABLE MEMORY ARRAY

Patent #:	6044031	Issue Dt:	03/28/2000	Application #:	09190919	Filing Dt:	11/12/1998
Title:	PROGRAMMABLE BIT LINE DRIVE MODES FOR MEMORY ARRAYS

Patent #:	6157530	Issue Dt:	12/05/2000	Application #:	09224766	Filing Dt:	01/04/1999
Title:	ESD PROTECTION CIRCUIT FOR MULTIPLE POWER SUUPLY ENVIRONMENTS

Patent #:	6127866	Issue Dt:	10/03/2000	Application #:	09239487	Filing Dt:	01/28/1999
Title:	DELAY-LOCKED-LOOP (DLL) HAVING SYMMETRICAL RISING AND FALLING CLOCK EDGE TYPE DELAYS

Patent #:	6177817	Issue Dt:	01/23/2001	Application #:	09283960	Filing Dt:	04/01/1999
Title:	COMPENSATED-CURRENT MIRROR OFF-CHIP DRIVER

Patent #:	6184549	Issue Dt:	02/06/2001	Application #:	09296807	Filing Dt:	04/23/1999
Title:	TRENCH STORAGE DYNAMIC RANDOM ACCESS MEMORY CELL WITH VERTICAL TRANSFER DEVICE

Patent #:	6141245	Issue Dt:	10/31/2000	Application #:	09302902	Filing Dt:	04/30/1999
Title:	IMPEDANCE CONTROL USING FUSES

Patent #:	6552589	Issue Dt:	04/22/2003	Application #:	09422367	Filing Dt:	10/21/1999
Title:	METHOD AND APPARATUS FOR PROCESS INDEPENDENT CLOCK SIGNAL DISTRIBUTION

Patent #:	6217989	Issue Dt:	04/17/2001	Application #:	09458877	Filing Dt:	12/10/1999
Title:	CONDUCTIVE LINE FEATURES FOR ENHANCED RELIABILITY OF MULTI-LAYER CERAMIC SUBSTRATES

Patent #:	6229754	Issue Dt:	05/08/2001	Application #:	09501393	Filing Dt:	02/09/2000
Title:	Write through function for a memory

Patent #:	6282144	Issue Dt:	08/28/2001	Application #:	09524661	Filing Dt:	03/13/2000
Title:	Multi-ported memory with asynchronous and synchronous protocol

Patent #:	6543040	Issue Dt:	04/01/2003	Application #:	09526198	Filing Dt:	03/15/2000
Title:	MACRO DESIGN TECHNIQUES TO ACCOMMODATE CHIP LEVEL WIRING AND CIRCUIT PLACEMENT ACROSS THE MACRO

Patent #:	6829677	Issue Dt:	12/07/2004	Application #:	09574186	Filing Dt:	05/18/2000
Title:	METHOD AND APPARATUS FOR PRESERVING THE CONTENTS OF SYNCHRONOUS DRAM THROUGH SYSTEM RESET

Patent #:	6496037	Issue Dt:	12/17/2002	Application #:	09588202	Filing Dt:	06/06/2000
Title:	AUTOMATIC OFF-CHIP DRIVER ADJUSTMENT BASED ON LOAD CHARACTERISTICS

Patent #:	6243283	Issue Dt:	06/05/2001	Application #:	09589922	Filing Dt:	06/07/2000
Title:	Impedance control using fuses

Patent #:	6643772	Issue Dt:	11/04/2003	Application #:	09615767	Filing Dt:	07/13/2000
Title:	UNIVERSAL BOOT CODE FOR A COMPUTER NETWORK

Patent #:	6760856	Issue Dt:	07/06/2004	Application #:	09617558	Filing Dt:	07/17/2000
Title:	PROGRAMMABLE COMPENSATED DELAY FOR DDR SDRAM INTERFACE USING PROGRAMMABLE DELAY LOOP FOR REFERENCE CALIBRATION

Patent #:	6658610	Issue Dt:	12/02/2003	Application #:	09669117	Filing Dt:	09/25/2000
Title:	COMPILABLE ADDRESS MAGNITUDE COMPARATOR FOR MEMORY ARRAY SELF-TESTING

Patent #:	6430072	Issue Dt:	08/06/2002	Application #:	09682638	Filing Dt:	10/01/2001
Title:	EMBEDDED CAM TEST STRUCTURE FOR FULLY TESTING ALL MATCHLINES

Patent #:	6621324	Issue Dt:	09/16/2003	Application #:	09683808	Filing Dt:	02/19/2002
Publication #:	US20030155961	Pub Dt:	08/21/2003
Title:	REDUNDANT ANTIFUSE SEGMENTS FOR IMPROVED PROGRAMMING EFFICIENCY

Patent #:	6555891	Issue Dt:	04/29/2003	Application #:	09690674	Filing Dt:	10/17/2000
Title:	SOI HYBRID STRUCTURE WITH SELECTIVE EPITAXIAL GROWTH OF SILICON

Patent #:	6577156	Issue Dt:	06/10/2003	Application #:	09731147	Filing Dt:	12/05/2000
Publication #:	US20020101777	Pub Dt:	08/01/2002
Title:	METHOD AND APPARATUS FOR INITIALIZING AN INTEGRATED CIRCUIT USING COMPRESSED DATA FROM A REMOTE FUSEBOX

Patent #:	6496432	Issue Dt:	12/17/2002	Application #:	09733295	Filing Dt:	12/08/2000
Publication #:	US20020110024	Pub Dt:	08/15/2002
Title:	METHOD AND APPARATUS FOR TESTING A WRITE FUNCTION OF A DUAL-PORT STATIC MEMORY CELL

Patent #:	6523154	Issue Dt:	02/18/2003	Application #:	09737012	Filing Dt:	12/14/2000
Publication #:	US20020112212	Pub Dt:	08/15/2002
Title:	METHOD FOR SUPPLY VOLTAGE DROP ANALYSIS DURING PLACEMENT PHASE OF CHIP DESIGN

Patent #:	6466100	Issue Dt:	10/15/2002	Application #:	09757107	Filing Dt:	01/08/2001
Publication #:	US20020089381	Pub Dt:	07/11/2002
Title:	LINEAR VOLTAGE CONTROLLED OSCILLATOR TRANSCONDUCTOR WITH GAIN COMPENSATION

Patent #:	6420925	Issue Dt:	07/16/2002	Application #:	09757267	Filing Dt:	01/09/2001
Publication #:	US20020089363	Pub Dt:	07/11/2002
Title:	PROGRAMMABLE LATCH DEVICE WITH INTEGRATED PROGRAMMABLE ELEMENT

Patent #:	6373771	Issue Dt:	04/16/2002	Application #:	09765035	Filing Dt:	01/17/2001
Title:	INTEGRATED FUSE LATCH AND SHIFT REGISTER FOR EFFICIENT PROGRAMMING AND FUSE READOUT

Patent #:	6708298	Issue Dt:	03/16/2004	Application #:	09768122	Filing Dt:	01/23/2001
Publication #:	US20020099987	Pub Dt:	07/25/2002
Title:	METHOD FOR GUARANTEEING A MINIMUM DATA STROBE VALID WINDOW AND A MINIMUM DATA VALID WINDOW FOR DDR MEMORY DEVICES

Patent #:	6754864	Issue Dt:	06/22/2004	Application #:	09791003	Filing Dt:	02/22/2001
Publication #:	US20020116676	Pub Dt:	08/22/2002
Title:	SYSTEM AND METHOD TO PREDETERMINE A BITMAP OF A SELF-TESTED EMBEDDED ARRAY

Patent #:	6531410	Issue Dt:	03/11/2003	Application #:	09795610	Filing Dt:	02/27/2001
Publication #:	US20020119637	Pub Dt:	08/29/2002
Title:	INTRINSIC DUAL GATE OXIDE MOSFET USING A DAMASCENE GATE PROCESS

Patent #:	7087997	Issue Dt:	08/08/2006	Application #:	09805027	Filing Dt:	03/12/2001
Publication #:	US20020127846	Pub Dt:	09/12/2002
Title:	COPPER TO ALUMINUM INTERLAYER INTERCONNECT USING STUD AND VIA LINER

Patent #:	6434082	Issue Dt:	08/13/2002	Application #:	09805420	Filing Dt:	03/13/2001
Title:	CLOCKED MEMORY DEVICE THAT INCLUDES A PROGRAMMING MECHANISM FOR SETTING WRITE RECOVERY TIME AS A FUNCTION OF THE INPUT CLOCK

Patent #:	6489850	Issue Dt:	12/03/2002	Application #:	09810133	Filing Dt:	03/16/2001
Publication #:	US20020130722	Pub Dt:	09/19/2002
Title:	CROSSTALK SUPPRESSION IN DIFFERENTIAL AC COUPLED MULTICHANNEL IC AMPLIFIERS

Patent #:	6470476	Issue Dt:	10/22/2002	Application #:	09810763	Filing Dt:	03/16/2001
Publication #:	US20020133787	Pub Dt:	09/19/2002
Title:	SUBSTITUTION OF NON-MINIMUM GROUNDRULE CELLS FOR NON-CRITICAL MINIMUM GROUNDRULE CELLS TO INCREASE YIELD

Patent #:	6751151	Issue Dt:	06/15/2004	Application #:	09827073	Filing Dt:	04/05/2001
Publication #:	US20020174298	Pub Dt:	11/21/2002
Title:	ULTRA HIGH-SPEED DDP-SRAM CACHE

Patent #:	6832361	Issue Dt:	12/14/2004	Application #:	09862427	Filing Dt:	05/21/2001
Publication #:	US20020174409	Pub Dt:	11/21/2002
Title:	SYSTEM AND METHOD FOR ANALYZING POWER DISTRIBUTION USING STATIC TIMING ANALYSIS

Patent #:	6438051	Issue Dt:	08/20/2002	Application #:	09870559	Filing Dt:	05/31/2001
Title:	STABILIZED DIRECT SENSING MEMORY ARCHITECTURE

Patent #:	6933752	Issue Dt:	08/23/2005	Application #:	09870623	Filing Dt:	05/31/2001
Publication #:	US20020180480	Pub Dt:	12/05/2002
Title:	METHOD AND APPARATUS FOR INTERFACE SIGNALING USING SINGLE-ENDED AND DIFFERENTIAL DATA SIGNALS

Patent #:	6552944	Issue Dt:	04/22/2003	Application #:	09870755	Filing Dt:	05/31/2001
Publication #:	US20020181307	Pub Dt:	12/05/2002
Title:	SINGLE BITLINE DIRECT SENSING ARCHITECTURE FOR HIGH SPEED MEMORY DEVICE

Patent #:	7067916	Issue Dt:	06/27/2006	Application #:	09885853	Filing Dt:	06/20/2001
Publication #:	US20020195707	Pub Dt:	12/26/2002
Title:	EXTENSION OF FATIGUE LIFE FOR C4 SOLDER BALL TO CHIP CONNECTION

Patent #:	6785832	Issue Dt:	08/31/2004	Application #:	09887792	Filing Dt:	06/22/2001
Publication #:	US20020199125	Pub Dt:	12/26/2002
Title:	PROCESS INDEPENDENT SOURCE SYNCHRONOUS DATA CAPTURE APPARATUS AND METHOD

Patent #:	6552920	Issue Dt:	04/22/2003	Application #:	09892396	Filing Dt:	06/27/2001
Publication #:	US20030002313	Pub Dt:	01/02/2003
Title:	SAVING CONTENT ADDRESSABLE MEMORY POWER THROUGH CONDITIONAL COMPARISONS

Patent #:	6834365	Issue Dt:	12/21/2004	Application #:	09907387	Filing Dt:	07/17/2001
Publication #:	US20030018929	Pub Dt:	01/23/2003
Title:	INTEGRATED REAL-TIME DATA TRACING WITH LOW PIN COUNT OUTPUT

Patent #:	6518827	Issue Dt:	02/11/2003	Application #:	09917059	Filing Dt:	07/27/2001
Publication #:	US20030021161	Pub Dt:	01/30/2003
Title:	SENSE AMPLIFIER THRESHOLD COMPENSATION

Patent #:	6963629	Issue Dt:	11/08/2005	Application #:	09918809	Filing Dt:	07/31/2001
Publication #:	US20030026372	Pub Dt:	02/06/2003
Title:	ADAPTIVE PHASE LOCKED LOOP

Patent #:	6529084	Issue Dt:	03/04/2003	Application #:	09974986	Filing Dt:	10/11/2001
Title:	INTERLEAVED FEEDFORWARD VCO AND PLL

Patent #:	6538522	Issue Dt:	03/25/2003	Application #:	09977423	Filing Dt:	10/15/2001
Publication #:	US20030071692	Pub Dt:	04/17/2003
Title:	METHOD AND RING OSCILLATOR FOR EVALUATING DYNAMIC CIRCUITS

Patent #:	6993107	Issue Dt:	01/31/2006	Application #:	09996053	Filing Dt:	11/28/2001
Publication #:	US20020136343	Pub Dt:	09/26/2002
Title:	ANALOG UNIDIRECTIONAL SERIAL LINK ARCHITECTURE

Patent #:	6650561	Issue Dt:	11/18/2003	Application #:	10059863	Filing Dt:	01/30/2002
Publication #:	US20030142525	Pub Dt:	07/31/2003
Title:	HIGH RELIABILITY CONTENT-ADDRESSABLE MEMORY USING SHADOW CONTENT-ADDRESSABLE MEMORY

Patent #:	6778419	Issue Dt:	08/17/2004	Application #:	10063212	Filing Dt:	03/29/2002
Publication #:	US20030185035	Pub Dt:	10/02/2003
Title:	COMPLEMENTARY TWO TRANSISTOR ROM CELL

Patent #:	6990644	Issue Dt:	01/24/2006	Application #:	10063394	Filing Dt:	04/18/2002
Publication #:	US20030197534	Pub Dt:	10/23/2003
Title:	ON CHIP TIMING ADJUSTMENT IN MULTI-CHANNEL FAST DATA TRANSFER

Patent #:	6823496	Issue Dt:	11/23/2004	Application #:	10063427	Filing Dt:	04/23/2002
Publication #:	US20030200513	Pub Dt:	10/23/2003
Title:	PHYSICAL DESIGN CHARACTERIZATION SYSTEM

Patent #:	7308621	Issue Dt:	12/11/2007	Application #:	10063495	Filing Dt:	04/30/2002
Publication #:	US20030204795	Pub Dt:	10/30/2003
Title:	TESTING OF ECC MEMORIES

Patent #:	7149941	Issue Dt:	12/12/2006	Application #:	10063497	Filing Dt:	04/30/2002
Publication #:	US20030204798	Pub Dt:	10/30/2003
Title:	OPTIMIZED ECC/REDUNDANCY FAULT RECOVERY

Patent #:	6731154	Issue Dt:	05/04/2004	Application #:	10063504	Filing Dt:	05/01/2002
Publication #:	US20030206051	Pub Dt:	11/06/2003
Title:	GLOBAL VOLTAGE BUFFER FOR VOLTAGE ISLANDS

Patent #:	7020857	Issue Dt:	03/28/2006	Application #:	10063859	Filing Dt:	05/20/2002
Publication #:	US20030214348	Pub Dt:	11/20/2003
Title:	METHOD AND APPARATUS FOR PROVIDING NOISE SUPPRESSION IN AN INTEGRATED CIRCUIT

Patent #:	6794901	Issue Dt:	09/21/2004	Application #:	10064921	Filing Dt:	08/29/2002
Publication #:	US20040041590	Pub Dt:	03/04/2004
Title:	APPARATUS FOR REDUCING SOFT ERRORS IN DYNAMIC CIRCUITS

Patent #:	6930506	Issue Dt:	08/16/2005	Application #:	10065475	Filing Dt:	10/22/2002
Publication #:	US20040075463	Pub Dt:	04/22/2004
Title:	TERMINATING RESISTOR DRIVER FOR HIGH SPEED DATA COMMUNICATION

Patent #:	7061821	Issue Dt:	06/13/2006	Application #:	10072346	Filing Dt:	02/06/2002
Publication #:	US20020108013	Pub Dt:	08/08/2002
Title:	ADDRESS WRAP FUNCTION FOR ADDRESSABLE MEMORY DEVICES

Patent #:	6650010	Issue Dt:	11/18/2003	Application #:	10078174	Filing Dt:	02/15/2002
Publication #:	US20030155642	Pub Dt:	08/21/2003
Title:	UNIQUE FEATURE DESIGN ENABLING STRUCTURAL INTEGRITY FOR ADVANCED LOW K SEMICONDUCTOR CHIPS

Patent #:	6701444	Issue Dt:	03/02/2004	Application #:	10116813	Filing Dt:	04/05/2002
Publication #:	US20020113633	Pub Dt:	08/22/2002
Title:	METHOD AND APPARATUS FOR PROCESS INDEPENDENT CLOCK SIGNAL DISTRIBUTION

Patent #:	6657886	Issue Dt:	12/02/2003	Application #:	10140549	Filing Dt:	05/07/2002
Publication #:	US20030210565	Pub Dt:	11/13/2003
Title:	SPLIT LOCAL AND CONTINUOUS BITLINE FOR FAST DOMINO READ SRAM

Patent #:	6909159	Issue Dt:	06/21/2005	Application #:	10176233	Filing Dt:	06/20/2002
Publication #:	US20030234430	Pub Dt:	12/25/2003
Title:	METHOD AND APPARATUS TO MAKE A SEMICONDUCTOR CHIP SUSCEPTIBLE TO RADIATION FAILURE

Patent #:	6920525	Issue Dt:	07/19/2005	Application #:	10199788	Filing Dt:	07/19/2002
Publication #:	US20040015651	Pub Dt:	01/22/2004
Title:	METHOD AND APPARATUS OF LOCAL WORD-LINE REDUNDANCY IN CAM

Patent #:	6821026	Issue Dt:	11/23/2004	Application #:	10235435	Filing Dt:	09/04/2002
Publication #:	US20040042737	Pub Dt:	03/04/2004
Title:	REDUNDANT CONFIGURABLE VCSEL LASER ARRAY OPTICAL LIGHT SOURCE

Patent #:	6986116	Issue Dt:	01/10/2006	Application #:	10248302	Filing Dt:	01/07/2003
Publication #:	US20040133865	Pub Dt:	07/08/2004
Title:	SIGNAL BALANCING BETWEEN VOLTAGE DOMAINS

Patent #:	6826113	Issue Dt:	11/30/2004	Application #:	10249273	Filing Dt:	03/27/2003
Publication #:	US20040190365	Pub Dt:	09/30/2004
Title:	SYNCHRONOUS DYNAMIC RANDOM ACCESS MEMORY DEVICE HAVING MEMORY COMMAND CANCEL FUNCTION

Patent #:	6731134	Issue Dt:	05/04/2004	Application #:	10249311	Filing Dt:	03/31/2003
Title:	TRI-STATE DELAY BOOST

Patent #:	7480774	Issue Dt:	01/20/2009	Application #:	10249331	Filing Dt:	04/01/2003
Publication #:	US20040199715	Pub Dt:	10/07/2004
Title:	METHOD FOR PERFORMING A COMMAND CANCEL FUNCTION IN A DRAM

Patent #:	6747890	Issue Dt:	06/08/2004	Application #:	10249347	Filing Dt:	04/02/2003
Title:	GAIN CELL STRUCTURE WITH DEEP TRENCH CAPACITOR

Patent #:	6891357	Issue Dt:	05/10/2005	Application #:	10249545	Filing Dt:	04/17/2003
Publication #:	US20040207379	Pub Dt:	10/21/2004
Title:	REFERENCE CURRENT GENERATION SYSTEM AND METHOD

Patent #:	6825711	Issue Dt:	11/30/2004	Application #:	10249684	Filing Dt:	04/30/2003
Publication #:	US20040217805	Pub Dt:	11/04/2004
Title:	POWER REDUCTION BY STAGE IN INTEGRATED CIRCUIT

100

Patent #:	6680681	Issue Dt:	01/20/2004	Application #:	10249795	Filing Dt:	05/08/2003
Title:	HIGH SPEED FIR TRANSMITTER

Assignor

GLOBALFOUNDRIES U.S. INC.

Exec Dt:

11/05/2019

Assignee

MARVELL INTERNATIONAL LTD.

CANON'S COURT, VICTORIA STREET

HAMILTON, BERMUDA HM 12

Correspondence name and address
	HARNESS, DICKEY & PIERCE, P.L.C.
	P.O. BOX 828
	BLOOMFIELD HILLS, MI 48303

Search Results as of: 05/30/2024 05:26 AM

If you have any comments or questions concerning the data displayed, contact PRD / Assignments at 571-272-3350. v.2.6

Web interface last modified: August 25, 2017 v.2.6