Patent Assignment Details
NOTE:Results display only for issued patents and published applications.
For pending or abandoned applications please consult USPTO staff.
|
Reel/Frame: | 011989/0629 | |
| Pages: | 4 |
| | Recorded: | 07/11/2001 | | |
Conveyance: | ASSIGNMENT OF ASSIGNORS INTEREST (SEE DOCUMENT FOR DETAILS). |
|
Total properties:
1
|
|
Patent #:
|
|
Issue Dt:
|
05/04/2004
|
Application #:
|
09903181
|
Filing Dt:
|
07/11/2001
|
Publication #:
|
|
Pub Dt:
|
01/16/2003
| | | | |
Title:
|
ARCHITECTURE FOR A SEMICONDUCTOR MEMORY DEVICE FOR MINIMIZING INTERFERENCE AND CROSS-COUPLING BETWEEN CONTROL SIGNAL LINES AND POWER LINES
|
|
Assignee
|
|
|
8000 S. FEDERAL WAY |
BOISE, IDAHO 83716 |
|
Correspondence name and address
|
|
WINSTEAD SECHREST & MINICK PC
|
|
HUGH R. KRESS
|
|
2400 BANK ONE CENTER
|
|
910 TRAVIS STREET
|
|
HOUSTON, TEXAS 77002-5895
|
Search Results as of:
09/25/2024 12:40 PM
If you have any comments or questions concerning the data displayed,
contact
PRD / Assignments at 571-272-3350. v.2.6
Web interface last modified:
August 25, 2017 v.2.6
|