Patent Assignment Details
NOTE:Results display only for issued patents and published applications.
For pending or abandoned applications please consult USPTO staff.
|
Reel/Frame: | 019616/0662 | |
| Pages: | 4 |
| | Recorded: | 07/27/2007 | | |
Attorney Dkt #: | QIM 2007 VJ 33079 US (VJ) |
Conveyance: | ASSIGNMENT OF ASSIGNORS INTEREST (SEE DOCUMENT FOR DETAILS). |
|
Total properties:
1
|
|
Patent #:
|
NONE
|
Issue Dt:
|
|
Application #:
|
11743595
|
Filing Dt:
|
05/02/2007
|
Publication #:
|
|
Pub Dt:
|
11/06/2008
| | | | |
Title:
|
Integrated Circuit, Method of Operating an Integrated Circuit, Memory Cell Array, and Memory Module
|
|
Assignees
|
|
|
GUSTAV-HEINEMANN-RING 212 |
MUNICH, GERMANY 81739 |
|
|
|
SNC 224 BLD. JOHN KENNEDY |
CORBEIL ESSONNES CEDEX, FRANCE ZIP 31 P 91105 |
|
Correspondence name and address
|
|
SLATER & MATSIL, L.L.P
|
|
17950 PRESTON RD.
|
|
SUITE 1000
|
|
DALLAS, TX 75252
|
Search Results as of:
06/25/2024 12:26 PM
If you have any comments or questions concerning the data displayed,
contact
PRD / Assignments at 571-272-3350. v.2.6
Web interface last modified:
August 25, 2017 v.2.6
|