Patent Assignment Details
NOTE:Results display only for issued patents and published applications.
For pending or abandoned applications please consult USPTO staff.
|
| Reel/Frame: | 029482/0665 | |
| Pages: | 6 |
| | Recorded: | 12/17/2012 | | |
| Attorney Dkt #: | AUS920120373US1 |
| Conveyance: | ASSIGNMENT OF ASSIGNORS INTEREST (SEE DOCUMENT FOR DETAILS). |
|
|
Total properties:
1
|
|
|
|
Patent #:
|
|
Issue Dt:
|
01/06/2015
|
Application #:
|
13716849
|
Filing Dt:
|
12/17/2012
|
|
Publication #:
|
|
Pub Dt:
|
06/19/2014
| | | | |
|
Title:
|
Validating Cache Coherency Protocol Within a Processor
|
|
|
Assignee
|
|
|
|
|
| NEW ORCHARD ROAD |
| ARMONK, NEW YORK 10504 |
|
|
Correspondence name and address
|
| |
STEPHEN J. WALDER, JR.
|
| |
WALDER INTELLECTUAL PROPERTY LAW, P.C.
|
| |
17330 PRESTON ROAD, SUITE 100B
|
| |
DALLAS, TX 75252
|
Search Results as of:
06/23/2024 01:18 AM
If you have any comments or questions concerning the data displayed,
contact
PRD / Assignments at 571-272-3350. v.2.6
Web interface last modified:
August 25, 2017 v.2.6
|
