Total properties:
75
|
|
Patent #:
|
|
Issue Dt:
|
08/27/1996
|
Application #:
|
08360856
|
Filing Dt:
|
12/21/1994
|
Title:
|
NOVEL PROCESSING TECHNIQUES FOR ACHIEVING PRODUCTION-WORTHY, LOW DIELECTRIC, LOW INTERCONNECT RESISTANCE AND HIGH PERFORMANCE ICS
|
|
|
Patent #:
|
|
Issue Dt:
|
10/21/1997
|
Application #:
|
08463448
|
Filing Dt:
|
06/05/1995
|
Title:
|
NOVEL PROCESSING TECHNIQUES FOR ACHIEVING PRODUCTION-WORTHY, LOW DIELECTRIC, LOW INTERCONNECT RESISTANCE AND HIGH PERFORMANCE IC
|
|
|
Patent #:
|
|
Issue Dt:
|
10/12/1999
|
Application #:
|
08681141
|
Filing Dt:
|
07/22/1996
|
Title:
|
NOVEL PROCESSING TECHNIQUES FOR ACHIEVING PRODUCTION-WORTHY, LOW DIELECTRIC, LOW INTERCONNECT RESISTANCE AND HIGH PERFORMANCE ICS
|
|
|
Patent #:
|
|
Issue Dt:
|
02/11/2003
|
Application #:
|
09476906
|
Filing Dt:
|
01/03/2000
|
Title:
|
DEPOSITED SCREEN OXIDE FOR REDUCING GATE EDGE LIFTING
|
|
|
Patent #:
|
|
Issue Dt:
|
05/22/2001
|
Application #:
|
09489232
|
Filing Dt:
|
01/21/2000
|
Title:
|
High speed charging of core cell drain lines in a memory device
|
|
|
Patent #:
|
|
Issue Dt:
|
04/03/2001
|
Application #:
|
09490340
|
Filing Dt:
|
01/24/2000
|
Title:
|
Distributed voltage charge circuits to reduce sensing time in a memory device
|
|
|
Patent #:
|
|
Issue Dt:
|
05/29/2001
|
Application #:
|
09495214
|
Filing Dt:
|
01/31/2000
|
Title:
|
Method to reduce read gate disturb for flash eeprom application
|
|
|
Patent #:
|
|
Issue Dt:
|
09/04/2001
|
Application #:
|
09495216
|
Filing Dt:
|
01/31/2000
|
Title:
|
Erase scheme to tighten the threshold voltage distribution of EEPROM flash memory cells
|
|
|
Patent #:
|
|
Issue Dt:
|
04/10/2001
|
Application #:
|
09501448
|
Filing Dt:
|
02/10/2000
|
Title:
|
Simultaneous program, program-verify scheme
|
|
|
Patent #:
|
|
Issue Dt:
|
02/19/2002
|
Application #:
|
09502153
|
Filing Dt:
|
02/11/2000
|
Title:
|
Method of forming self-aligned contacts using consumable spacers
|
|
|
Patent #:
|
|
Issue Dt:
|
09/04/2001
|
Application #:
|
09506351
|
Filing Dt:
|
02/17/2000
|
Title:
|
High speed sensing to detect write protect state in a flash memory device
|
|
|
Patent #:
|
|
Issue Dt:
|
08/06/2002
|
Application #:
|
09547660
|
Filing Dt:
|
04/12/2000
|
Title:
|
TRIMMING METHOD AND SYSTEM FOR WORDLINE BOOSTER TO MINIMIZE PROCESS VARIATION OF BOOSTED WORDLINE VOLTAGE
|
|
|
Patent #:
|
|
Issue Dt:
|
07/17/2001
|
Application #:
|
09596449
|
Filing Dt:
|
06/19/2000
|
Title:
|
Dual bit isolation scheme for flash devices
|
|
|
Patent #:
|
|
Issue Dt:
|
03/12/2002
|
Application #:
|
09597358
|
Filing Dt:
|
06/19/2000
|
Title:
|
Dual bit isolation scheme for flash devices
|
|
|
Patent #:
|
|
Issue Dt:
|
03/20/2001
|
Application #:
|
09610764
|
Filing Dt:
|
07/06/2000
|
Title:
|
Temperature-compensated bias generator
|
|
|
Patent #:
|
|
Issue Dt:
|
06/25/2002
|
Application #:
|
09620480
|
Filing Dt:
|
07/20/2000
|
Title:
|
PROCESS FOR OPTIMIZING POCKET IMPLANT PROFILE BY RTA IMPLANT ANNEALING FOR A NON-VOLATILE SEMICONDUCTOR DEVICE
|
|
|
Patent #:
|
|
Issue Dt:
|
06/17/2003
|
Application #:
|
09634991
|
Filing Dt:
|
08/08/2000
|
Title:
|
SOURCE BUS FORMATION FOR A FLASH MEMORY USING SILICIDE
|
|
|
Patent #:
|
|
Issue Dt:
|
08/20/2002
|
Application #:
|
09668100
|
Filing Dt:
|
09/22/2000
|
Title:
|
NEGATIVE VOLTAGE REGULATION
|
|
|
Patent #:
|
|
Issue Dt:
|
06/28/2005
|
Application #:
|
09668604
|
Filing Dt:
|
09/22/2000
|
Title:
|
METHOD OF MAKING BORDERLESS CONTACTS IN AN INTEGRATED CIRCUIT
|
|
|
Patent #:
|
|
Issue Dt:
|
06/04/2002
|
Application #:
|
09680344
|
Filing Dt:
|
10/05/2000
|
Title:
|
Wordline driver for flash memory read mode
|
|
|
Patent #:
|
|
Issue Dt:
|
06/26/2001
|
Application #:
|
09692881
|
Filing Dt:
|
10/23/2000
|
Title:
|
Automatic program disturb with intelligent soft programming for flash cells
|
|
|
Patent #:
|
|
Issue Dt:
|
05/15/2001
|
Application #:
|
09693650
|
Filing Dt:
|
10/21/2000
|
Title:
|
Self-limiting multi-level programming states
|
|
|
Patent #:
|
|
Issue Dt:
|
03/26/2002
|
Application #:
|
09694688
|
Filing Dt:
|
10/23/2000
|
Title:
|
Low column leakage NOR flash array - single cell implementation
|
|
|
Patent #:
|
|
Issue Dt:
|
07/31/2001
|
Application #:
|
09694729
|
Filing Dt:
|
10/23/2000
|
Title:
|
Method of programming a non-volatile memory cell using a current limiter
|
|
|
Patent #:
|
|
Issue Dt:
|
12/18/2001
|
Application #:
|
09697810
|
Filing Dt:
|
10/26/2000
|
Title:
|
Positive gate erasure for non-volatile memory cells
|
|
|
Patent #:
|
|
Issue Dt:
|
11/27/2001
|
Application #:
|
09721656
|
Filing Dt:
|
11/27/2000
|
Title:
|
2-Bit/cell type nonvolatile semiconductor memory
|
|
|
Patent #:
|
|
Issue Dt:
|
02/12/2002
|
Application #:
|
09769344
|
Filing Dt:
|
01/26/2001
|
Publication #:
|
|
Pub Dt:
|
08/30/2001
| | | | |
Title:
|
Discharge control circuit of batteries
|
|
|
Patent #:
|
|
Issue Dt:
|
02/08/2005
|
Application #:
|
09823839
|
Filing Dt:
|
03/30/2001
|
Title:
|
MULTI-STEP HIGH DENSITY PLASMA (HDP) PROCESS TO OBTAIN UNIFORMLY DOPED INSULATING FILM
|
|
|
Patent #:
|
|
Issue Dt:
|
01/21/2003
|
Application #:
|
09850484
|
Filing Dt:
|
05/07/2001
|
Title:
|
METHOD FOR FORMING SELF-ALIGNED CONTACTS USING CONSUMABLE SPACERS
|
|
|
Patent #:
|
|
Issue Dt:
|
05/31/2005
|
Application #:
|
09891885
|
Filing Dt:
|
06/26/2001
|
Publication #:
|
|
Pub Dt:
|
12/26/2002
| | | | |
Title:
|
ESD IMPLANT FOLLOWING SPACER DEPOSITION
|
|
|
Patent #:
|
|
Issue Dt:
|
12/30/2003
|
Application #:
|
10174550
|
Filing Dt:
|
06/18/2002
|
Title:
|
SHALLOW TRENCH ISOLATION FILL PROCESS
|
|
|
Patent #:
|
|
Issue Dt:
|
10/06/2009
|
Application #:
|
10976760
|
Filing Dt:
|
11/01/2004
|
Title:
|
FLASH MEMORY DEVICE HAVING INCREASED OVER-ERASE CORRECTION EFFICIENCY AND ROBUSTNESS AGAINST DEVICE VARIATIONS
|
|
|
Patent #:
|
|
Issue Dt:
|
11/27/2012
|
Application #:
|
11008240
|
Filing Dt:
|
12/10/2004
|
Title:
|
ETCH STOP LAYER FOR MEMORY CELL RELIABILITY IMPROVEMENT
|
|
|
Patent #:
|
|
Issue Dt:
|
03/11/2008
|
Application #:
|
11100563
|
Filing Dt:
|
04/07/2005
|
Title:
|
DISPOSABLE HARD MASK FOR FORMING BIT LINES
|
|
|
Patent #:
|
|
Issue Dt:
|
03/29/2011
|
Application #:
|
11408866
|
Filing Dt:
|
04/20/2006
|
Title:
|
DUAL CHARGE STORAGE NODE MEMORY DEVICE AND METHODS FOR FABRICATING SUCH DEVICE
|
|
|
Patent #:
|
|
Issue Dt:
|
07/13/2010
|
Application #:
|
11455921
|
Filing Dt:
|
06/19/2006
|
Publication #:
|
|
Pub Dt:
|
12/20/2007
| | | | |
Title:
|
OPTICAL NAVIGATION SENSOR WITH TRACKING AND LIFT DETECTION FOR OPTICALLY TRANSPARENT CONTACT SURFACES
|
|
|
Patent #:
|
|
Issue Dt:
|
03/17/2009
|
Application #:
|
11504254
|
Filing Dt:
|
08/14/2006
|
Title:
|
METHOD AND ARCHITECTURE FOR FAST FLASH MEMORY PROGRAMMING
|
|
|
Patent #:
|
|
Issue Dt:
|
07/31/2012
|
Application #:
|
11521204
|
Filing Dt:
|
09/14/2006
|
Publication #:
|
|
Pub Dt:
|
05/29/2008
| | | | |
Title:
|
DAMASCENE METAL-INSULATOR-METAL (MIM) DEVICE WITH IMPROVED SCALEABILITY
|
|
|
Patent #:
|
|
Issue Dt:
|
03/17/2009
|
Application #:
|
11644447
|
Filing Dt:
|
12/22/2006
|
Publication #:
|
|
Pub Dt:
|
06/26/2008
| | | | |
Title:
|
METHOD AND APPARATUS TO CREATE AN ERASE DISTURB ON A NON-VOLATILE STATIC RANDOM ACCESS MEMORY CELL
|
|
|
Patent #:
|
|
Issue Dt:
|
05/26/2009
|
Application #:
|
11644641
|
Filing Dt:
|
12/22/2006
|
Publication #:
|
|
Pub Dt:
|
06/26/2008
| | | | |
Title:
|
METHOD AND APPARATUS TO PROGRAM AND ERASE A NON-VOLATILE STATIC RANDOM ACCESS MEMORY FROM THE BIT LINES
|
|
|
Patent #:
|
|
Issue Dt:
|
07/14/2009
|
Application #:
|
11724711
|
Filing Dt:
|
03/16/2007
|
Publication #:
|
|
Pub Dt:
|
06/26/2008
| | | | |
Title:
|
CYCLING IMPROVEMENT USING HIGHER ERASE BIAS
|
|
|
Patent #:
|
|
Issue Dt:
|
08/07/2012
|
Application #:
|
11748743
|
Filing Dt:
|
05/15/2007
|
Publication #:
|
|
Pub Dt:
|
11/20/2008
| | | | |
Title:
|
METHODS OF FORMING SILICIDES OF DIFFERENT THICKNESSES ON DIFFERENT STRUCTURES
|
|
|
Patent #:
|
|
Issue Dt:
|
07/19/2011
|
Application #:
|
11847507
|
Filing Dt:
|
08/30/2007
|
Publication #:
|
|
Pub Dt:
|
03/05/2009
| | | | |
Title:
|
SACRIFICIAL NITRIDE AND GATE REPLACEMENT
|
|
|
Patent #:
|
|
Issue Dt:
|
06/04/2013
|
Application #:
|
11848515
|
Filing Dt:
|
08/31/2007
|
Publication #:
|
|
Pub Dt:
|
03/05/2009
| | | | |
Title:
|
GATE REPLACEMENT WITH TOP OXIDE REGROWTH FOR THE TOP OXIDE IMPROVEMENT
|
|
|
Patent #:
|
|
Issue Dt:
|
03/29/2011
|
Application #:
|
11934628
|
Filing Dt:
|
11/02/2007
|
Publication #:
|
|
Pub Dt:
|
05/07/2009
| | | | |
Title:
|
PROCESSES FOR FORMING ELECTRONIC DEVICES INCLUDING POLISHING METAL-CONTAINING LAYERS
|
|
|
Patent #:
|
|
Issue Dt:
|
02/09/2010
|
Application #:
|
11953690
|
Filing Dt:
|
12/10/2007
|
Publication #:
|
|
Pub Dt:
|
06/11/2009
| | | | |
Title:
|
WORK FUNCTION ENGINEERING FOR FN ERASE OF A MEMORY DEVICE WITH MULTIPLE CHARGE STORAGE ELEMENTS IN AN UNDERCUT REGION
|
|
|
Patent #:
|
|
Issue Dt:
|
05/08/2012
|
Application #:
|
11962714
|
Filing Dt:
|
12/21/2007
|
Publication #:
|
|
Pub Dt:
|
06/25/2009
| | | | |
Title:
|
METHOD OF FORMING AN ELECTRONIC DEVICE
|
|
|
Patent #:
|
|
Issue Dt:
|
05/21/2013
|
Application #:
|
11980213
|
Filing Dt:
|
10/30/2007
|
Publication #:
|
|
Pub Dt:
|
04/30/2009
| | | | |
Title:
|
METAL-INSULATOR-METAL (MIM) DEVICE AND METHOD OF FORMATION THEREOF
|
|
|
Patent #:
|
|
Issue Dt:
|
03/09/2010
|
Application #:
|
11999684
|
Filing Dt:
|
12/05/2007
|
Publication #:
|
|
Pub Dt:
|
06/11/2009
| | | | |
Title:
|
COMBINED VOLATILE NONVOLATILE ARRAY
|
|
|
Patent #:
|
|
Issue Dt:
|
02/22/2011
|
Application #:
|
12004676
|
Filing Dt:
|
12/20/2007
|
Publication #:
|
|
Pub Dt:
|
01/22/2009
| | | | |
Title:
|
REDUCTION OF DEFECTS FORMED ON THE SURFACE OF A SILICON OXYNITRIDE FILM
|
|
|
Patent #:
|
|
Issue Dt:
|
06/07/2011
|
Application #:
|
12006225
|
Filing Dt:
|
12/31/2007
|
Publication #:
|
|
Pub Dt:
|
07/02/2009
| | | | |
Title:
|
READ AND VOLATILE NV STANDBY DISTURB
|
|
|
Patent #:
|
|
Issue Dt:
|
06/19/2012
|
Application #:
|
12012849
|
Filing Dt:
|
02/05/2008
|
Publication #:
|
|
Pub Dt:
|
08/07/2008
| | | | |
Title:
|
SEMICONDUCTOR DEVICE AND METHOD OF MANUFACTURING THE SAME
|
|
|
Patent #:
|
|
Issue Dt:
|
08/31/2010
|
Application #:
|
12020316
|
Filing Dt:
|
01/25/2008
|
Publication #:
|
|
Pub Dt:
|
07/30/2009
| | | | |
Title:
|
ELECTRONIC DEVICE INCLUDING A GATE ELECTRODE HAVING PORTIONS WITH DIFFERENT CONDUCTIVITY TYPES AND A PROCESS OF FORMING THE SAME
|
|
|
Patent #:
|
|
Issue Dt:
|
10/11/2011
|
Application #:
|
12072588
|
Filing Dt:
|
02/27/2008
|
Publication #:
|
|
Pub Dt:
|
08/27/2009
| | | | |
Title:
|
DIODE AND RESISTIVE MEMORY DEVICE STRUCTURES
|
|
|
Patent #:
|
|
Issue Dt:
|
04/02/2013
|
Application #:
|
12102488
|
Filing Dt:
|
04/14/2008
|
Publication #:
|
|
Pub Dt:
|
10/15/2009
| | | | |
Title:
|
METHOD OF FORMING AN ELECTRONIC DEVICE INCLUDING FORMING A CHARGE STORAGE ELEMENT IN A TRENCH OF A WORKPIECE
|
|
|
Patent #:
|
|
Issue Dt:
|
05/15/2012
|
Application #:
|
12174743
|
Filing Dt:
|
07/17/2008
|
Publication #:
|
|
Pub Dt:
|
01/21/2010
| | | | |
Title:
|
PROBE APPARATUS, A PROCESS OF FORMING A PROBE HEAD, AND A PROCESS OF FORMING AN ELECTRONIC DEVICE
|
|
|
Patent #:
|
|
Issue Dt:
|
07/26/2011
|
Application #:
|
12290916
|
Filing Dt:
|
11/05/2008
|
Publication #:
|
|
Pub Dt:
|
05/06/2010
| | | | |
Title:
|
SIH4 SOAK FOR LOW HYDROGEN SIN DEPOSITION TO IMPROVE FLASH MEMORY DEVICE PERFORMANCE
|
|
|
Patent #:
|
|
Issue Dt:
|
07/27/2010
|
Application #:
|
12405947
|
Filing Dt:
|
03/17/2009
|
Publication #:
|
|
Pub Dt:
|
07/09/2009
| | | | |
Title:
|
METHOD AND ARCHITECTURE FOR FAST FLASH MEMORY PROGRAMMING
|
|
|
Patent #:
|
|
Issue Dt:
|
11/29/2011
|
Application #:
|
12424023
|
Filing Dt:
|
04/15/2009
|
Publication #:
|
|
Pub Dt:
|
10/21/2010
| | | | |
Title:
|
GATE TRIM PROCESS USING EITHER WET ETCH OR DRY ETCH APPRAOCH TO TARGET CD FOR SELECTED TRANSISTORS
|
|
|
Patent #:
|
|
Issue Dt:
|
11/13/2012
|
Application #:
|
12844392
|
Filing Dt:
|
07/27/2010
|
Publication #:
|
|
Pub Dt:
|
11/18/2010
| | | | |
Title:
|
ELECTRONIC DEVICE INCLUDING A GATE ELECTRODE HAVING PORTIONS WITH DIFFERENT CONDUCTIVITY TYPES
|
|
|
Patent #:
|
|
Issue Dt:
|
09/25/2012
|
Application #:
|
12964594
|
Filing Dt:
|
12/09/2010
|
Publication #:
|
|
Pub Dt:
|
06/14/2012
| | | | |
Title:
|
STRESS REDUCTION ON VIAS AND YIELD IMPROVEMENT IN LAYOUT DESIGN THROUGH AUTO GENERATION OF VIA FILL
|
|
|
Patent #:
|
|
Issue Dt:
|
07/31/2012
|
Application #:
|
13025979
|
Filing Dt:
|
02/11/2011
|
Publication #:
|
|
Pub Dt:
|
06/09/2011
| | | | |
Title:
|
PROCESSES FOR FORMING ELECTRONIC DEVICES INCLUDING POLISHING METAL-CONTAINING LAYERS
|
|
|
Patent #:
|
|
Issue Dt:
|
04/17/2012
|
Application #:
|
13032191
|
Filing Dt:
|
02/22/2011
|
Publication #:
|
|
Pub Dt:
|
06/16/2011
| | | | |
Title:
|
REDUCTION OF DEFECTS FORMED ON THE SURFACE OF A SILICON OXYNITRIDE FILM
|
|
|
Patent #:
|
|
Issue Dt:
|
05/22/2012
|
Application #:
|
13075047
|
Filing Dt:
|
03/29/2011
|
Publication #:
|
|
Pub Dt:
|
07/21/2011
| | | | |
Title:
|
DUAL CHARGE STORAGE NODE MEMORY DEVICE AND METHODS FOR FABRICATING SUCH DEVICE
|
|
|
Patent #:
|
|
Issue Dt:
|
12/11/2012
|
Application #:
|
13153558
|
Filing Dt:
|
06/06/2011
|
Publication #:
|
|
Pub Dt:
|
09/29/2011
| | | | |
Title:
|
SACRIFICIAL NITRIDE AND GATE REPLACEMENT
|
|
|
Patent #:
|
|
Issue Dt:
|
11/13/2012
|
Application #:
|
13165522
|
Filing Dt:
|
06/21/2011
|
Publication #:
|
|
Pub Dt:
|
11/03/2011
| | | | |
Title:
|
SIH4 SOAK FOR LOW HYDROGEN SIN DEPOSITION TO IMPROVE FLASH MEMORY DEVICE PERFORMANCE
|
|
|
Patent #:
|
|
Issue Dt:
|
08/12/2014
|
Application #:
|
13271129
|
Filing Dt:
|
10/11/2011
|
Publication #:
|
|
Pub Dt:
|
02/02/2012
| | | | |
Title:
|
DIODE AND RESISTIVE MEMORY DEVICE STRUCTURES
|
|
|
Patent #:
|
|
Issue Dt:
|
04/02/2013
|
Application #:
|
13278343
|
Filing Dt:
|
10/21/2011
|
Publication #:
|
|
Pub Dt:
|
02/09/2012
| | | | |
Title:
|
GATE TRIM PROCESS USING EITHER WET ETCH OR DRY ETCH APPROACH TO TARGET CD FOR SELECTED TRANSISTORS
|
|
|
Patent #:
|
|
Issue Dt:
|
02/04/2014
|
Application #:
|
13465600
|
Filing Dt:
|
05/07/2012
|
Publication #:
|
|
Pub Dt:
|
08/30/2012
| | | | |
Title:
|
ELECTRONIC DEVICES WITH ULTRAVIOLET BLOCKING LAYERS
|
|
|
Patent #:
|
|
Issue Dt:
|
11/24/2015
|
Application #:
|
13526321
|
Filing Dt:
|
06/18/2012
|
Publication #:
|
|
Pub Dt:
|
10/11/2012
| | | | |
Title:
|
SEMICONDUCTOR DEVICE AND METHOD OF MANUFACTURING THE SAME
|
|
|
Patent #:
|
|
Issue Dt:
|
05/17/2016
|
Application #:
|
13529284
|
Filing Dt:
|
06/21/2012
|
Publication #:
|
|
Pub Dt:
|
11/01/2012
| | | | |
Title:
|
DAMASCENE METAL-INSULATOR-METAL (MIM) DEVICE WITH IMPROVED SCALEABILITY
|
|
|
Patent #:
|
|
Issue Dt:
|
02/25/2014
|
Application #:
|
13617291
|
Filing Dt:
|
09/14/2012
|
Publication #:
|
|
Pub Dt:
|
03/28/2013
| | | | |
Title:
|
ETCH STOP LAYER FOR MEMORY CELL RELIABILITY IMPROVEMENT
|
|
|
Patent #:
|
|
Issue Dt:
|
12/09/2014
|
Application #:
|
13802665
|
Filing Dt:
|
03/13/2013
|
Title:
|
SUPPRESSED CARRIER HARMONIC AMPLITUDE MODULATOR
|
|
|
Patent #:
|
|
Issue Dt:
|
09/09/2014
|
Application #:
|
13866898
|
Filing Dt:
|
04/19/2013
|
Publication #:
|
|
Pub Dt:
|
09/12/2013
| | | | |
Title:
|
METAL-INSULATOR-METAL (MIM) DEVICE AND METHOD OF FORMATION THEREOF
|
|
|
Patent #:
|
|
Issue Dt:
|
04/21/2015
|
Application #:
|
14460205
|
Filing Dt:
|
08/14/2014
|
Publication #:
|
|
Pub Dt:
|
12/04/2014
| | | | |
Title:
|
METAL-INSUALTOR-METAL (MIM) DEVICE AND METHOD OF FORMATION THEREROF
|
|