Patent Assignment Details
NOTE:Results display only for issued patents and published applications.
For pending or abandoned applications please consult USPTO staff.
|
| Reel/Frame: | 042619/0675 | |
| Pages: | 13 |
| | Recorded: | 06/06/2017 | | |
| Attorney Dkt #: | CNB-DIABLO TECHNOLOGIES |
| Conveyance: | SECURITY INTEREST (SEE DOCUMENT FOR DETAILS). |
|
|
Total properties:
8
|
|
|
|
Patent #:
|
|
Issue Dt:
|
12/20/2011
|
Application #:
|
11720024
|
Filing Dt:
|
01/09/2008
|
|
Publication #:
|
|
Pub Dt:
|
10/02/2008
| | | | |
|
Title:
|
RECEIVER-BASED ADAPTIVE EQUALIZER WITH PRE-CURSOR COMPENSATION
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
04/29/2014
|
Application #:
|
13303048
|
Filing Dt:
|
11/22/2011
|
|
Publication #:
|
|
Pub Dt:
|
08/09/2012
| | | | |
|
Title:
|
SYSTEM AND METHOD OF INTERFACING CO-PROCESSORS AND INPUT/OUTPUT DEVICES VIA A MAIN MEMORY SYSTEM
|
|
|
|
|
Patent #:
|
NONE
|
Issue Dt:
|
|
Application #:
|
14452473
|
Filing Dt:
|
08/05/2014
|
|
Publication #:
|
|
Pub Dt:
|
02/11/2016
| | | | |
|
Title:
|
SYSTEM AND METHOD FOR IMPLEMENTING A MULTI-THREADED DEVICE DRIVER IN A COMPUTER SYSTEM
|
|
|
|
|
Patent #:
|
NONE
|
Issue Dt:
|
|
Application #:
|
14452477
|
Filing Dt:
|
08/05/2014
|
|
Publication #:
|
|
Pub Dt:
|
02/11/2016
| | | | |
|
Title:
|
SYSTEM AND METHOD FOR MIRRORING A VOLATILE MEMORY OF A COMPUTER SYSTEM
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
09/20/2016
|
Application #:
|
14664580
|
Filing Dt:
|
03/20/2015
|
|
Publication #:
|
|
Pub Dt:
|
10/15/2015
| | | | |
|
Title:
|
System and Method for Offsetting The Data Buffer Latency of a Device Implementing a JEDEC Standard DDR-4 LRDIMM Chipset
|
|
|
|
|
Patent #:
|
NONE
|
Issue Dt:
|
|
Application #:
|
14694487
|
Filing Dt:
|
04/23/2015
|
|
Publication #:
|
|
Pub Dt:
|
10/29/2015
| | | | |
|
Title:
|
SYSTEM AND METHOD FOR PROVIDING A CONFIGURABLE TIMING CONTROL FOR A MEMORY SYSTEM
|
|
|
|
|
Patent #:
|
NONE
|
Issue Dt:
|
|
Application #:
|
15251147
|
Filing Dt:
|
08/30/2016
|
|
Publication #:
|
|
Pub Dt:
|
12/22/2016
| | | | |
|
Title:
|
SYSTEM AND METHOD FOR OFFSETTING THE DATA BUFFER LATENCY OF A DEVICE IMPLEMENTING A JEDEC STANDARD DDR-4 LRDIMM CHIPSET
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
01/01/2019
|
Application #:
|
15262462
|
Filing Dt:
|
09/12/2016
|
|
Publication #:
|
|
Pub Dt:
|
12/29/2016
| | | | |
|
Title:
|
SYSTEM AND METHOD OF INTERFACING CO-PROCESSORS AND INPUT/OUTPUT DEVICES VIA A MAIN MEMORY SYSTEM
|
|
|
Assignee
|
|
|
|
|
| 555 SOUTH FLOWER STREET |
| 18TH FLOOR |
| LOS ANGELES, CALIFORNIA 90071 |
|
|
Correspondence name and address
|
| |
DAVIS HALL
|
| |
1301 N COURTHOUSE ROAD, UNIT 502
|
| |
ARLINGTON, VA 22201
|
Search Results as of:
06/16/2024 09:02 AM
If you have any comments or questions concerning the data displayed,
contact
PRD / Assignments at 571-272-3350. v.2.6
Web interface last modified:
August 25, 2017 v.2.6
|
