Total properties:
724
Page
2
of
8
Pages:
1 2 3 4 5 6 7 8
|
|
Patent #:
|
|
Issue Dt:
|
08/24/2021
|
Application #:
|
16156440
|
Filing Dt:
|
10/10/2018
|
Publication #:
|
|
Pub Dt:
|
04/16/2020
| | | | |
Title:
|
KEY-VALUE STORE TREE DATA BLOCK SPILL WITH COMPACTION
|
|
|
Patent #:
|
|
Issue Dt:
|
09/08/2020
|
Application #:
|
16156654
|
Filing Dt:
|
10/10/2018
|
Publication #:
|
|
Pub Dt:
|
04/16/2020
| | | | |
Title:
|
COHERENT MEMORY ACCESS
|
|
|
Patent #:
|
|
Issue Dt:
|
11/23/2021
|
Application #:
|
16156698
|
Filing Dt:
|
10/10/2018
|
Publication #:
|
|
Pub Dt:
|
04/16/2020
| | | | |
Title:
|
REAL-TIME SELECTION OF DATA TO COLLECT IN AUTONOMOUS VEHICLE
|
|
|
Patent #:
|
|
Issue Dt:
|
11/16/2021
|
Application #:
|
16156808
|
Filing Dt:
|
10/10/2018
|
Publication #:
|
|
Pub Dt:
|
04/16/2020
| | | | |
Title:
|
VECTOR REGISTERS IMPLEMENTED IN MEMORY
|
|
|
Patent #:
|
|
Issue Dt:
|
10/27/2020
|
Application #:
|
16156835
|
Filing Dt:
|
10/10/2018
|
Publication #:
|
|
Pub Dt:
|
04/16/2020
| | | | |
Title:
|
MEMORY MAPPING FOR HIBERNATION
|
|
|
Patent #:
|
|
Issue Dt:
|
09/17/2019
|
Application #:
|
16156862
|
Filing Dt:
|
10/10/2018
|
Title:
|
APPARATUSES AND METHODS FOR PROVIDING VOLTAGES TO CONDUCTIVE LINES BETWEEN WHICH CLOCK SIGNAL LINES ARE DISPOSED
|
|
|
Patent #:
|
|
Issue Dt:
|
03/02/2021
|
Application #:
|
16156904
|
Filing Dt:
|
10/10/2018
|
Publication #:
|
|
Pub Dt:
|
04/16/2020
| | | | |
Title:
|
DYNAMIC BACKGROUND SCAN OPTIMIZATION IN A MEMORY SUB-SYSTEM
|
|
|
Patent #:
|
|
Issue Dt:
|
12/29/2020
|
Application #:
|
16157816
|
Filing Dt:
|
10/11/2018
|
Publication #:
|
|
Pub Dt:
|
04/16/2020
| | | | |
Title:
|
UNRETIRING MEMORY DEVICE BLOCKS
|
|
|
Patent #:
|
|
Issue Dt:
|
06/08/2021
|
Application #:
|
16157900
|
Filing Dt:
|
10/11/2018
|
Publication #:
|
|
Pub Dt:
|
08/08/2019
| | | | |
Title:
|
Synchronous Memory Bus Access to Storage Media
|
|
|
Patent #:
|
|
Issue Dt:
|
11/03/2020
|
Application #:
|
16157927
|
Filing Dt:
|
10/11/2018
|
Publication #:
|
|
Pub Dt:
|
04/16/2020
| | | | |
Title:
|
SEMICONDUCTOR DEVICES AND SYSTEMS WITH CHANNEL OPENINGS OR PILLARS EXTENDING THROUGH A TIER STACK, AND METHODS OF FORMATION
|
|
|
Patent #:
|
|
Issue Dt:
|
04/13/2021
|
Application #:
|
16159027
|
Filing Dt:
|
10/12/2018
|
Publication #:
|
|
Pub Dt:
|
04/16/2020
| | | | |
Title:
|
NAND PARITY INFORMATION TECHNIQUES FOR SYSTEMS WITH LIMITED RAM
|
|
|
Patent #:
|
|
Issue Dt:
|
02/02/2021
|
Application #:
|
16159074
|
Filing Dt:
|
10/12/2018
|
Publication #:
|
|
Pub Dt:
|
04/16/2020
| | | | |
Title:
|
DATA TRANSFER FOR WEAR LEVELING WITH BANK CLUSTERS
|
|
|
Patent #:
|
|
Issue Dt:
|
01/04/2022
|
Application #:
|
16159132
|
Filing Dt:
|
10/12/2018
|
Publication #:
|
|
Pub Dt:
|
04/16/2020
| | | | |
Title:
|
REACTIVE READ BASED ON METRICS TO SCREEN DEFECT PRONE MEMORY BLOCKS
|
|
|
Patent #:
|
|
Issue Dt:
|
06/09/2020
|
Application #:
|
16159180
|
Filing Dt:
|
10/12/2018
|
Publication #:
|
|
Pub Dt:
|
04/16/2020
| | | | |
Title:
|
METHODS AND APPARATUSES INCLUDING A BOUNDARY OF A WELL BENEATH AN ACTIVE AREA OF A TAP
|
|
|
Patent #:
|
|
Issue Dt:
|
09/14/2021
|
Application #:
|
16159955
|
Filing Dt:
|
10/15/2018
|
Publication #:
|
|
Pub Dt:
|
04/16/2020
| | | | |
Title:
|
FORMING TERMINATIONS IN STACKED MEMORY ARRAYS
|
|
|
Patent #:
|
|
Issue Dt:
|
12/15/2020
|
Application #:
|
16160074
|
Filing Dt:
|
10/15/2018
|
Publication #:
|
|
Pub Dt:
|
04/16/2020
| | | | |
Title:
|
DIELECTRIC EXTENSIONS IN STACKED MEMORY ARRAYS
|
|
|
Patent #:
|
|
Issue Dt:
|
05/19/2020
|
Application #:
|
16160146
|
Filing Dt:
|
10/15/2018
|
Publication #:
|
|
Pub Dt:
|
04/16/2020
| | | | |
Title:
|
FORMATION OF TERMINATION STRUCTURES IN STACKED MEMORY ARRAYS
|
|
|
Patent #:
|
|
Issue Dt:
|
10/27/2020
|
Application #:
|
16160342
|
Filing Dt:
|
10/15/2018
|
Publication #:
|
|
Pub Dt:
|
04/16/2020
| | | | |
Title:
|
TERMINATION STRUCTURES IN STACKED MEMORY ARRAYS
|
|
|
Patent #:
|
|
Issue Dt:
|
04/21/2020
|
Application #:
|
16161230
|
Filing Dt:
|
10/16/2018
|
Publication #:
|
|
Pub Dt:
|
04/16/2020
| | | | |
Title:
|
METHODS FOR DETERMINING AN EXPECTED DATA AGE OF MEMORY CELLS
|
|
|
Patent #:
|
|
Issue Dt:
|
02/04/2020
|
Application #:
|
16161256
|
Filing Dt:
|
10/16/2018
|
Title:
|
APPARATUS AND METHODS FOR DETERMINING AN EXPECTED DATA AGE OF MEMORY CELLS
|
|
|
Patent #:
|
|
Issue Dt:
|
11/19/2019
|
Application #:
|
16161825
|
Filing Dt:
|
10/16/2018
|
Title:
|
MEMORY DEVICE PROCESSING
|
|
|
Patent #:
|
|
Issue Dt:
|
02/02/2021
|
Application #:
|
16161932
|
Filing Dt:
|
10/16/2018
|
Publication #:
|
|
Pub Dt:
|
04/16/2020
| | | | |
Title:
|
INTELLIGENT POST-PACKAGING REPAIR
|
|
|
Patent #:
|
|
Issue Dt:
|
08/11/2020
|
Application #:
|
16162195
|
Filing Dt:
|
10/16/2018
|
Publication #:
|
|
Pub Dt:
|
02/14/2019
| | | | |
Title:
|
METHODS FOR FORMING INTERCONNECT ASSEMBLIES WITH PROBED BOND PADS
|
|
|
Patent #:
|
|
Issue Dt:
|
10/22/2019
|
Application #:
|
16162266
|
Filing Dt:
|
10/16/2018
|
Publication #:
|
|
Pub Dt:
|
03/21/2019
| | | | |
Title:
|
NONVOLATILE STORAGE USING LOW LATENCY AND HIGH LATENCY MEMORY
|
|
|
Patent #:
|
|
Issue Dt:
|
03/17/2020
|
Application #:
|
16162672
|
Filing Dt:
|
10/17/2018
|
Title:
|
Integrated Assemblies Having Charge-Trapping Material Arranged in Vertically-Spaced Segments, and Methods of Forming Integrated Assemblies
|
|
|
Patent #:
|
NONE
|
Issue Dt:
|
|
Application #:
|
16162905
|
Filing Dt:
|
10/17/2018
|
Publication #:
|
|
Pub Dt:
|
08/08/2019
| | | | |
Title:
|
Memory Systems having Controllers Embedded in Packages of Integrated Circuit Memory
|
|
|
Patent #:
|
|
Issue Dt:
|
06/02/2020
|
Application #:
|
16162975
|
Filing Dt:
|
10/17/2018
|
Publication #:
|
|
Pub Dt:
|
04/23/2020
| | | | |
Title:
|
AUTO-ZERO TECHNIQUE FOR OPAMPS WITH A SOURCE-FOLLOWER OUTPUT STAGE BASED ON REPLICA REFERENCING
|
|
|
Patent #:
|
|
Issue Dt:
|
02/16/2021
|
Application #:
|
16163422
|
Filing Dt:
|
10/17/2018
|
Publication #:
|
|
Pub Dt:
|
04/23/2020
| | | | |
Title:
|
SEMICONDUCTOR DEVICE PERFORMING REFRESH OPERATION IN DEEP SLEEP MODE
|
|
|
Patent #:
|
|
Issue Dt:
|
03/30/2021
|
Application #:
|
16163471
|
Filing Dt:
|
10/17/2018
|
Publication #:
|
|
Pub Dt:
|
04/23/2020
| | | | |
Title:
|
SEMICONDUCTOR DEVICE WITH FIRST-IN-FIRST-OUT CIRCUIT
|
|
|
Patent #:
|
|
Issue Dt:
|
09/03/2019
|
Application #:
|
16163720
|
Filing Dt:
|
10/18/2018
|
Title:
|
POWER NOISE REDUCTION TECHNIQUE FOR HIGH DENSITY MEMORY WITH GATING
|
|
|
Patent #:
|
|
Issue Dt:
|
09/17/2019
|
Application #:
|
16163728
|
Filing Dt:
|
10/18/2018
|
Title:
|
POWER NOISE REDUCTION TECHNIQUE FOR HIGH DENSITY MEMORY WITH FREQUENCY ADJUSTMENTS
|
|
|
Patent #:
|
|
Issue Dt:
|
05/19/2020
|
Application #:
|
16164141
|
Filing Dt:
|
10/18/2018
|
Publication #:
|
|
Pub Dt:
|
04/23/2020
| | | | |
Title:
|
MEMORY FOR EMBEDDED APPLICATIONS
|
|
|
Patent #:
|
|
Issue Dt:
|
03/24/2020
|
Application #:
|
16164156
|
Filing Dt:
|
10/18/2018
|
Title:
|
MODIFYING MEMORY BANK OPERATING PARAMETERS
|
|
|
Patent #:
|
|
Issue Dt:
|
03/31/2020
|
Application #:
|
16164429
|
Filing Dt:
|
10/18/2018
|
Publication #:
|
|
Pub Dt:
|
08/08/2019
| | | | |
Title:
|
MITIGATING AN UNDETECTABLE ERROR WHEN RETRIEVING CRITICAL DATA DURING ERROR HANDLING
|
|
|
Patent #:
|
|
Issue Dt:
|
10/19/2021
|
Application #:
|
16165840
|
Filing Dt:
|
10/19/2018
|
Publication #:
|
|
Pub Dt:
|
04/23/2020
| | | | |
Title:
|
SEMICONDUCTOR DEVICE PACKAGES WITH ENHANCED HEAT MANAGEMENT AND RELATED SYSTEMS
|
|
|
Patent #:
|
|
Issue Dt:
|
03/03/2020
|
Application #:
|
16166428
|
Filing Dt:
|
10/22/2018
|
Title:
|
Silicon Interposer with Fuse-Selectable Routing Array
|
|
|
Patent #:
|
NONE
|
Issue Dt:
|
|
Application #:
|
16166624
|
Filing Dt:
|
10/22/2018
|
Publication #:
|
|
Pub Dt:
|
08/08/2019
| | | | |
Title:
|
Accelerate Data Access in Memory Systems via Data Stream Segregation
|
|
|
Patent #:
|
|
Issue Dt:
|
05/26/2020
|
Application #:
|
16167016
|
Filing Dt:
|
10/22/2018
|
Publication #:
|
|
Pub Dt:
|
04/23/2020
| | | | |
Title:
|
PASSIVATION MATERIAL FOR A PILLAR ADJACENT A TRENCH
|
|
|
Patent #:
|
|
Issue Dt:
|
05/25/2021
|
Application #:
|
16167189
|
Filing Dt:
|
10/22/2018
|
Publication #:
|
|
Pub Dt:
|
08/08/2019
| | | | |
Title:
|
CPU Cache Flushing to Persistent Memory
|
|
|
Patent #:
|
|
Issue Dt:
|
11/12/2019
|
Application #:
|
16167280
|
Filing Dt:
|
10/22/2018
|
Publication #:
|
|
Pub Dt:
|
02/21/2019
| | | | |
Title:
|
VERTICAL SOLID-STATE TRANSDUCERS AND HIGH VOLTAGE SOLID-STATE TRANSDUCERS HAVING BURIED CONTACTS AND ASSOCIATED SYSTEMS AND METHODS
|
|
|
Patent #:
|
|
Issue Dt:
|
08/24/2021
|
Application #:
|
16167303
|
Filing Dt:
|
10/22/2018
|
Publication #:
|
|
Pub Dt:
|
12/05/2019
| | | | |
Title:
|
APPARATUSES AND METHODS FOR SETTING A DUTY CYCLE ADJUSTER FOR IMPROVING CLOCK DUTY CYCLE
|
|
|
Patent #:
|
|
Issue Dt:
|
10/20/2020
|
Application #:
|
16167326
|
Filing Dt:
|
10/22/2018
|
Publication #:
|
|
Pub Dt:
|
12/05/2019
| | | | |
Title:
|
APPARATUSES AND METHODS FOR SETTING A DUTY CYCLE ADJUSTER FOR IMPROVING CLOCK DUTY CYCLE
|
|
|
Patent #:
|
|
Issue Dt:
|
03/24/2020
|
Application #:
|
16167340
|
Filing Dt:
|
10/22/2018
|
Publication #:
|
|
Pub Dt:
|
12/05/2019
| | | | |
Title:
|
APPARATUSES AND METHODS FOR SETTING A DUTY CYCLE ADJUSTER FOR IMPROVING CLOCK DUTY CYCLE
|
|
|
Patent #:
|
|
Issue Dt:
|
09/07/2021
|
Application #:
|
16168652
|
Filing Dt:
|
10/23/2018
|
Publication #:
|
|
Pub Dt:
|
04/23/2020
| | | | |
Title:
|
SEMICONDUCTOR DEVICES HAVING INTEGRATED OPTICAL COMPONENTS
|
|
|
Patent #:
|
|
Issue Dt:
|
07/14/2020
|
Application #:
|
16168952
|
Filing Dt:
|
10/24/2018
|
Publication #:
|
|
Pub Dt:
|
04/30/2020
| | | | |
Title:
|
EVENT COUNTERS FOR MEMORY OPERATIONS
|
|
|
Patent #:
|
|
Issue Dt:
|
01/12/2021
|
Application #:
|
16169593
|
Filing Dt:
|
10/24/2018
|
Publication #:
|
|
Pub Dt:
|
04/30/2020
| | | | |
Title:
|
SELECTIVELY CONTROLLING CLOCK TRANSMISSION TO A DATA (DQ) SYSTEM
|
|
|
Patent #:
|
|
Issue Dt:
|
11/24/2020
|
Application #:
|
16169665
|
Filing Dt:
|
10/24/2018
|
Publication #:
|
|
Pub Dt:
|
04/30/2020
| | | | |
Title:
|
Construction Of Integrated Circuitry And A Method Of Forming An Elevationally-Elongated Conductive Via To A Diffusion Region In Semiconductive Material
|
|
|
Patent #:
|
|
Issue Dt:
|
11/17/2020
|
Application #:
|
16169910
|
Filing Dt:
|
10/24/2018
|
Publication #:
|
|
Pub Dt:
|
04/30/2020
| | | | |
Title:
|
Functional Blocks Implemented by 3D Stacked Integrated Circuit
|
|
|
Patent #:
|
|
Issue Dt:
|
08/18/2020
|
Application #:
|
16169915
|
Filing Dt:
|
10/24/2018
|
Publication #:
|
|
Pub Dt:
|
04/30/2020
| | | | |
Title:
|
POWER AND TEMPERATURE MANAGEMENT FOR FUNCTIONAL BLOCKS IMPLEMENTED BY A 3D STACKED INTEGRATED CIRCUIT
|
|
|
Patent #:
|
|
Issue Dt:
|
10/29/2019
|
Application #:
|
16169919
|
Filing Dt:
|
10/24/2018
|
Title:
|
3D Stacked Integrated Circuits Having Functional Blocks Configured to Accelerate Artificial Neural Network (ANN) Computation
|
|
|
Patent #:
|
|
Issue Dt:
|
12/01/2020
|
Application #:
|
16170423
|
Filing Dt:
|
10/25/2018
|
Publication #:
|
|
Pub Dt:
|
04/30/2020
| | | | |
Title:
|
DYNAMIC TEMPERATURE COMPENSATION IN A MEMORY COMPONENT
|
|
|
Patent #:
|
|
Issue Dt:
|
12/29/2020
|
Application #:
|
16170748
|
Filing Dt:
|
10/25/2018
|
Publication #:
|
|
Pub Dt:
|
04/30/2020
| | | | |
Title:
|
DATA-STRUCTURE BASED DYNAMIC PROGRAM TARGETING CONTROL
|
|
|
Patent #:
|
|
Issue Dt:
|
01/03/2023
|
Application #:
|
16170799
|
Filing Dt:
|
10/25/2018
|
Publication #:
|
|
Pub Dt:
|
04/30/2020
| | | | |
Title:
|
Universal Pointers for Data Exchange in a Computer System having Independent Processors
|
|
|
Patent #:
|
|
Issue Dt:
|
09/15/2020
|
Application #:
|
16170849
|
Filing Dt:
|
10/25/2018
|
Publication #:
|
|
Pub Dt:
|
02/28/2019
| | | | |
Title:
|
DATA REPLICATION
|
|
|
Patent #:
|
|
Issue Dt:
|
11/30/2021
|
Application #:
|
16171073
|
Filing Dt:
|
10/25/2018
|
Publication #:
|
|
Pub Dt:
|
04/30/2020
| | | | |
Title:
|
TWO-STAGE HYBRID MEMORY BUFFER FOR MULTIPLE STREAMS
|
|
|
Patent #:
|
|
Issue Dt:
|
08/18/2020
|
Application #:
|
16171160
|
Filing Dt:
|
10/25/2018
|
Publication #:
|
|
Pub Dt:
|
04/30/2020
| | | | |
Title:
|
Integrated Assemblies Which Include Stacked Memory Decks, and Methods of Forming Integrated Assemblies
|
|
|
Patent #:
|
|
Issue Dt:
|
09/01/2020
|
Application #:
|
16171261
|
Filing Dt:
|
10/25/2018
|
Publication #:
|
|
Pub Dt:
|
04/30/2020
| | | | |
Title:
|
WRITE ATOMICITY MANAGEMENT FOR MEMORY SUBSYSTEMS
|
|
|
Patent #:
|
|
Issue Dt:
|
08/03/2021
|
Application #:
|
16171442
|
Filing Dt:
|
10/26/2018
|
Publication #:
|
|
Pub Dt:
|
04/30/2020
| | | | |
Title:
|
WRITE TRAINING IN MEMORY DEVICES
|
|
|
Patent #:
|
|
Issue Dt:
|
03/29/2022
|
Application #:
|
16171831
|
Filing Dt:
|
10/26/2018
|
Publication #:
|
|
Pub Dt:
|
05/16/2019
| | | | |
Title:
|
MULTI-PORT STORAGE-CLASS MEMORY INTERFACE
|
|
|
Patent #:
|
|
Issue Dt:
|
03/24/2020
|
Application #:
|
16172218
|
Filing Dt:
|
10/26/2018
|
Publication #:
|
|
Pub Dt:
|
07/04/2019
| | | | |
Title:
|
SEMICONDUCTOR DEVICES INCLUDING A STAIR STEP STRUCTURE, AND RELATED METHODS
|
|
|
Patent #:
|
|
Issue Dt:
|
06/01/2021
|
Application #:
|
16172624
|
Filing Dt:
|
10/26/2018
|
Publication #:
|
|
Pub Dt:
|
04/30/2020
| | | | |
Title:
|
SEMICONDUCTOR PACKAGES HAVING PHOTON INTEGRATED CIRCUIT (PIC) CHIPS
|
|
|
Patent #:
|
|
Issue Dt:
|
02/23/2021
|
Application #:
|
16172631
|
Filing Dt:
|
10/26/2018
|
Publication #:
|
|
Pub Dt:
|
04/30/2020
| | | | |
Title:
|
SEMICONDUCTOR DEVICES HAVING ELECTRO-OPTICAL SUBSTRATES
|
|
|
Patent #:
|
|
Issue Dt:
|
06/16/2020
|
Application #:
|
16173557
|
Filing Dt:
|
10/29/2018
|
Publication #:
|
|
Pub Dt:
|
04/30/2020
| | | | |
Title:
|
DYNAMIC DELAY OF NAND READ COMMANDS
|
|
|
Patent #:
|
|
Issue Dt:
|
05/12/2020
|
Application #:
|
16174810
|
Filing Dt:
|
10/30/2018
|
Publication #:
|
|
Pub Dt:
|
04/30/2020
| | | | |
Title:
|
KITS FOR ENHANCED COOLING OF COMPONENTS OF COMPUTING DEVICES AND RELATED COMPUTING DEVICES, SYSTEMS AND METHODS
|
|
|
Patent #:
|
|
Issue Dt:
|
04/21/2020
|
Application #:
|
16174871
|
Filing Dt:
|
10/30/2018
|
Publication #:
|
|
Pub Dt:
|
04/30/2020
| | | | |
Title:
|
Redistribution-Layer Fanout Package Stiffener
|
|
|
Patent #:
|
|
Issue Dt:
|
08/31/2021
|
Application #:
|
16175005
|
Filing Dt:
|
10/30/2018
|
Publication #:
|
|
Pub Dt:
|
04/30/2020
| | | | |
Title:
|
PERIODIC FLUSH IN MEMORY COMPONENT THAT IS USING GREEDY GARBAGE COLLECTION
|
|
|
Patent #:
|
|
Issue Dt:
|
06/23/2020
|
Application #:
|
16175559
|
Filing Dt:
|
10/30/2018
|
Publication #:
|
|
Pub Dt:
|
04/30/2020
| | | | |
Title:
|
ERROR-CHECKING IN NAMESPACES ON STORAGE DEVICES USING A NAMESPACE TABLE AND METADATA
|
|
|
Patent #:
|
|
Issue Dt:
|
07/05/2022
|
Application #:
|
16175579
|
Filing Dt:
|
10/30/2018
|
Publication #:
|
|
Pub Dt:
|
04/30/2020
| | | | |
Title:
|
POWER-ON-TIME BASED DATA RELOCATION
|
|
|
Patent #:
|
|
Issue Dt:
|
11/09/2021
|
Application #:
|
16175605
|
Filing Dt:
|
10/30/2018
|
Publication #:
|
|
Pub Dt:
|
04/30/2020
| | | | |
Title:
|
RELOCATING DATA TO LOW LATENCY MEMORY
|
|
|
Patent #:
|
|
Issue Dt:
|
02/04/2020
|
Application #:
|
16175657
|
Filing Dt:
|
10/30/2018
|
Title:
|
READ DISTURB SCAN CONSOLIDATION
|
|
|
Patent #:
|
|
Issue Dt:
|
06/04/2019
|
Application #:
|
16175684
|
Filing Dt:
|
10/30/2018
|
Publication #:
|
|
Pub Dt:
|
02/28/2019
| | | | |
Title:
|
METHOD AND APPARATUS FOR PRECHARGE AND REFRESH CONTROL
|
|
|
Patent #:
|
|
Issue Dt:
|
09/01/2020
|
Application #:
|
16176173
|
Filing Dt:
|
10/31/2018
|
Publication #:
|
|
Pub Dt:
|
04/30/2020
| | | | |
Title:
|
VECTORIZED PROCESSING LEVEL CALIBRATION IN A MEMORY COMPONENT
|
|
|
Patent #:
|
|
Issue Dt:
|
08/17/2021
|
Application #:
|
16176434
|
Filing Dt:
|
10/31/2018
|
Publication #:
|
|
Pub Dt:
|
06/06/2019
| | | | |
Title:
|
System Having a Hybrid Threading Processor, a Hybrid Threading Fabric Having Configurable Computing Elements, and a Hybrid Interconnection Network
|
|
|
Patent #:
|
|
Issue Dt:
|
04/07/2020
|
Application #:
|
16176891
|
Filing Dt:
|
10/31/2018
|
Publication #:
|
|
Pub Dt:
|
04/30/2020
| | | | |
Title:
|
SENSING CHARGE RECYCLING CIRCUITRY
|
|
|
Patent #:
|
|
Issue Dt:
|
06/16/2020
|
Application #:
|
16176932
|
Filing Dt:
|
10/31/2018
|
Publication #:
|
|
Pub Dt:
|
04/30/2020
| | | | |
Title:
|
APPARATUSES AND METHODS FOR ACCESS BASED REFRESH TIMING
|
|
|
Patent #:
|
|
Issue Dt:
|
03/23/2021
|
Application #:
|
16176952
|
Filing Dt:
|
10/31/2018
|
Publication #:
|
|
Pub Dt:
|
04/30/2020
| | | | |
Title:
|
SHARED ERROR CHECK AND CORRECT LOGIC FOR MULTIPLE DATA BANKS
|
|
|
Patent #:
|
|
Issue Dt:
|
05/19/2020
|
Application #:
|
16177193
|
Filing Dt:
|
10/31/2018
|
Publication #:
|
|
Pub Dt:
|
04/30/2020
| | | | |
Title:
|
IMPLEMENTING STICKY READ USING ERROR CONTROL SUCCESS RATE ASSOCIATED WITH A MEMORY SUB-SYSTEM
|
|
|
Patent #:
|
|
Issue Dt:
|
06/23/2020
|
Application #:
|
16177216
|
Filing Dt:
|
10/31/2018
|
Publication #:
|
|
Pub Dt:
|
04/30/2020
| | | | |
Title:
|
PERFORMING AN ON DEMAND REFRESH OPERATION OF A MEMORY SUB-SYSTEM
|
|
|
Patent #:
|
|
Issue Dt:
|
09/08/2020
|
Application #:
|
16177220
|
Filing Dt:
|
10/31/2018
|
Publication #:
|
|
Pub Dt:
|
04/30/2020
| | | | |
Title:
|
Memory Arrays, and Methods of Forming Memory Arrays
|
|
|
Patent #:
|
|
Issue Dt:
|
10/06/2020
|
Application #:
|
16177985
|
Filing Dt:
|
11/01/2018
|
Publication #:
|
|
Pub Dt:
|
05/07/2020
| | | | |
Title:
|
DATA RELOCATION IN MEMORY
|
|
|
Patent #:
|
|
Issue Dt:
|
07/07/2020
|
Application #:
|
16178007
|
Filing Dt:
|
11/01/2018
|
Publication #:
|
|
Pub Dt:
|
05/07/2020
| | | | |
Title:
|
CHARGE PUMP SUPPLY OSCILLATOR
|
|
|
Patent #:
|
|
Issue Dt:
|
06/30/2020
|
Application #:
|
16178366
|
Filing Dt:
|
11/01/2018
|
Publication #:
|
|
Pub Dt:
|
02/28/2019
| | | | |
Title:
|
DATA PROGRAMMING
|
|
|
Patent #:
|
NONE
|
Issue Dt:
|
11/22/2022
|
Application #:
|
16179072
|
Filing Dt:
|
11/02/2018
|
Publication #:
|
|
Pub Dt:
|
05/07/2020
| | | | |
Title:
|
Data Link Between Volatile Memory and Non-Volatile Memory
|
|
|
Patent #:
|
|
Issue Dt:
|
03/24/2020
|
Application #:
|
16179349
|
Filing Dt:
|
11/02/2018
|
Title:
|
OFFSET CANCELLATION OF DUTY CYCLE DETECTOR
|
|
|
Patent #:
|
|
Issue Dt:
|
03/02/2021
|
Application #:
|
16179572
|
Filing Dt:
|
11/02/2018
|
Publication #:
|
|
Pub Dt:
|
05/07/2020
| | | | |
Title:
|
Memory Array And A Method Used In Forming A Memory Array
|
|
|
Patent #:
|
|
Issue Dt:
|
11/17/2020
|
Application #:
|
16180361
|
Filing Dt:
|
11/05/2018
|
Publication #:
|
|
Pub Dt:
|
05/07/2020
| | | | |
Title:
|
Graphics Processing Unit and High Bandwidth Memory Integration Using Integrated Interface and Silicon Interposer
|
|
|
Patent #:
|
|
Issue Dt:
|
09/08/2020
|
Application #:
|
16180538
|
Filing Dt:
|
11/05/2018
|
Publication #:
|
|
Pub Dt:
|
05/07/2020
| | | | |
Title:
|
Graphics Processing Unit and High Bandwidth Memory Integration Using Integrated Interface and Silicon Interposer
|
|
|
Patent #:
|
|
Issue Dt:
|
12/10/2019
|
Application #:
|
16181117
|
Filing Dt:
|
11/05/2018
|
Title:
|
APPARATUS WITH A ROW HIT RATE/REFRESH MANAGEMENT MECHANISM
|
|
|
Patent #:
|
|
Issue Dt:
|
05/19/2020
|
Application #:
|
16182101
|
Filing Dt:
|
11/06/2018
|
Publication #:
|
|
Pub Dt:
|
05/07/2020
| | | | |
Title:
|
DEDICATED READ VOLTAGES FOR DATA STRUCTURES
|
|
|
Patent #:
|
|
Issue Dt:
|
01/19/2021
|
Application #:
|
16182399
|
Filing Dt:
|
11/06/2018
|
Publication #:
|
|
Pub Dt:
|
05/07/2020
| | | | |
Title:
|
MEMORY ELEMENT PROFILING AND OPERATIONAL ADJUSTMENTS
|
|
|
Patent #:
|
|
Issue Dt:
|
01/07/2020
|
Application #:
|
16182901
|
Filing Dt:
|
11/07/2018
|
Publication #:
|
|
Pub Dt:
|
06/27/2019
| | | | |
Title:
|
SEMICONDUCTOR DEVICES HAVING ELECTRICALLY AND OPTICALLY CONDUCTIVE VIAS, AND ASSOCIATED SYSTEMS AND METHODS
|
|
|
Patent #:
|
|
Issue Dt:
|
03/24/2020
|
Application #:
|
16182924
|
Filing Dt:
|
11/07/2018
|
Publication #:
|
|
Pub Dt:
|
06/27/2019
| | | | |
Title:
|
INTERCONNECT STRUCTURES FOR PREVENTING SOLDER BRIDGING, AND ASSOCIATED SYSTEMS AND METHODS
|
|
|
Patent #:
|
|
Issue Dt:
|
09/22/2020
|
Application #:
|
16183057
|
Filing Dt:
|
11/07/2018
|
Publication #:
|
|
Pub Dt:
|
05/07/2020
| | | | |
Title:
|
SEMICONDUCTOR DEVICES HAVING 3-DIMENSIONAL INDUCTIVE STRUCTURES
|
|
|
Patent #:
|
|
Issue Dt:
|
12/29/2020
|
Application #:
|
16183234
|
Filing Dt:
|
11/07/2018
|
Publication #:
|
|
Pub Dt:
|
08/15/2019
| | | | |
Title:
|
Optimization of Data Access and Communication in Memory Systems
|
|
|
Patent #:
|
|
Issue Dt:
|
10/13/2020
|
Application #:
|
16183414
|
Filing Dt:
|
11/07/2018
|
Publication #:
|
|
Pub Dt:
|
05/07/2020
| | | | |
Title:
|
SEQUENTIAL VOLTAGE RAMP-DOWN OF ACCESS LINES OF NON-VOLATILE MEMORY DEVICE
|
|
|
Patent #:
|
|
Issue Dt:
|
03/10/2020
|
Application #:
|
16183594
|
Filing Dt:
|
11/07/2018
|
Title:
|
APPARATUSES INCLUDING THRESHOLD VOLTAGE COMPENSATED SENSE AMPLIFIERS AND METHODS FOR COMPENSATING SAME
|
|
|
Patent #:
|
|
Issue Dt:
|
10/20/2020
|
Application #:
|
16183628
|
Filing Dt:
|
11/07/2018
|
Publication #:
|
|
Pub Dt:
|
05/07/2020
| | | | |
Title:
|
CLIENT-ASSISTED PHASE-BASED MEDIA SCRUBBING
|
|
|
Patent #:
|
|
Issue Dt:
|
02/01/2022
|
Application #:
|
16183661
|
Filing Dt:
|
11/07/2018
|
Publication #:
|
|
Pub Dt:
|
05/07/2020
| | | | |
Title:
|
Reduce Data Traffic between Cache and Memory via Data Access of Variable Sizes
|
|
|
Patent #:
|
|
Issue Dt:
|
11/05/2019
|
Application #:
|
16183961
|
Filing Dt:
|
11/08/2018
|
Title:
|
TSV REDUNDANCY AND TSV TEST SELECT SCHEME
|
|
|
Patent #:
|
|
Issue Dt:
|
01/21/2020
|
Application #:
|
16184688
|
Filing Dt:
|
11/08/2018
|
Publication #:
|
|
Pub Dt:
|
03/28/2019
| | | | |
Title:
|
VIRTUAL GROUND SENSING CIRCUITRY AND RELATED DEVICES, SYSTEMS, AND METHODS FOR CROSSPOINT FERROELECTRIC MEMORY
|
|