Total properties:
210
Page
2
of
3
Pages:
1 2 3
|
|
Patent #:
|
|
Issue Dt:
|
04/17/2018
|
Application #:
|
15610281
|
Filing Dt:
|
05/31/2017
|
Publication #:
|
|
Pub Dt:
|
09/21/2017
| | | | |
Title:
|
METHODS AND APPARATUSES FOR PROVIDING A PROGRAM VOLTAGE RESPONSIVE TO A VOLTAGE DETERMINATION
|
|
|
Patent #:
|
|
Issue Dt:
|
07/03/2018
|
Application #:
|
15611369
|
Filing Dt:
|
06/01/2017
|
Title:
|
SHIFT SKIP
|
|
|
Patent #:
|
|
Issue Dt:
|
12/12/2017
|
Application #:
|
15611568
|
Filing Dt:
|
06/01/2017
|
Publication #:
|
|
Pub Dt:
|
12/14/2017
| | | | |
Title:
|
FERROELECTRIC MEMORY CELL RECOVERY
|
|
|
Patent #:
|
|
Issue Dt:
|
05/11/2021
|
Application #:
|
15613408
|
Filing Dt:
|
06/05/2017
|
Publication #:
|
|
Pub Dt:
|
07/26/2018
| | | | |
Title:
|
MEMORY PROTOCOL WITH COMMAND PRIORITY
|
|
|
Patent #:
|
|
Issue Dt:
|
05/22/2018
|
Application #:
|
15614037
|
Filing Dt:
|
06/05/2017
|
Publication #:
|
|
Pub Dt:
|
03/01/2018
| | | | |
Title:
|
DEVICE HAVING MULTIPLE SWITCHING BUFFERS FOR DATA PATHS CONTROLLED BASED ON IO CONFIGURATION MODES
|
|
|
Patent #:
|
|
Issue Dt:
|
09/25/2018
|
Application #:
|
15614072
|
Filing Dt:
|
06/05/2017
|
Publication #:
|
|
Pub Dt:
|
09/21/2017
| | | | |
Title:
|
APPARATUSES AND METHODS FOR CONCURRENTLY ACCESSING DIFFERENT MEMORY PLANES OF A MEMORY
|
|
|
Patent #:
|
|
Issue Dt:
|
05/28/2019
|
Application #:
|
15614983
|
Filing Dt:
|
06/06/2017
|
Publication #:
|
|
Pub Dt:
|
10/05/2017
| | | | |
Title:
|
REFRESH CIRCUITRY
|
|
|
Patent #:
|
|
Issue Dt:
|
07/03/2018
|
Application #:
|
15615652
|
Filing Dt:
|
06/06/2017
|
Publication #:
|
|
Pub Dt:
|
09/28/2017
| | | | |
Title:
|
DEVICES INCLUDING MEMORY ARRAYS, ROW DECODER CIRCUITRIES AND COLUMN DECODER CIRCUITRIES
|
|
|
Patent #:
|
|
Issue Dt:
|
12/11/2018
|
Application #:
|
15616446
|
Filing Dt:
|
06/07/2017
|
Publication #:
|
|
Pub Dt:
|
12/13/2018
| | | | |
Title:
|
DATA REPLICATION
|
|
|
Patent #:
|
|
Issue Dt:
|
04/16/2019
|
Application #:
|
15616642
|
Filing Dt:
|
06/07/2017
|
Publication #:
|
|
Pub Dt:
|
12/13/2018
| | | | |
Title:
|
DATA TRANSFER BETWEEN SUBARRAYS IN MEMORY
|
|
|
Patent #:
|
|
Issue Dt:
|
10/02/2018
|
Application #:
|
15617244
|
Filing Dt:
|
06/08/2017
|
Publication #:
|
|
Pub Dt:
|
09/21/2017
| | | | |
Title:
|
APPARATUSES AND METHODS FOR POWER REGULATION BASED ON INPUT POWER
|
|
|
Patent #:
|
|
Issue Dt:
|
02/06/2018
|
Application #:
|
15617993
|
Filing Dt:
|
06/08/2017
|
Publication #:
|
|
Pub Dt:
|
09/21/2017
| | | | |
Title:
|
APPARATUSES AND METHODS FOR PHOTONIC COMMUNICATION AND PHOTONIC ADDRESSING
|
|
|
Patent #:
|
|
Issue Dt:
|
12/11/2018
|
Application #:
|
15618393
|
Filing Dt:
|
06/09/2017
|
Publication #:
|
|
Pub Dt:
|
12/13/2018
| | | | |
Title:
|
DUAL MODE FERROELECTRIC MEMORY CELL OPERATION
|
|
|
Patent #:
|
|
Issue Dt:
|
03/19/2019
|
Application #:
|
15618935
|
Filing Dt:
|
06/09/2017
|
Publication #:
|
|
Pub Dt:
|
09/28/2017
| | | | |
Title:
|
ADAPTIVE CONTENT INSPECTION
|
|
|
Patent #:
|
|
Issue Dt:
|
12/11/2018
|
Application #:
|
15619158
|
Filing Dt:
|
06/09/2017
|
Publication #:
|
|
Pub Dt:
|
12/13/2018
| | | | |
Title:
|
TIME-BASED ACCESS OF A MEMORY CELL
|
|
|
Patent #:
|
|
Issue Dt:
|
12/11/2018
|
Application #:
|
15619163
|
Filing Dt:
|
06/09/2017
|
Publication #:
|
|
Pub Dt:
|
12/13/2018
| | | | |
Title:
|
TIME-BASED ACCESS OF A MEMORY CELL
|
|
|
Patent #:
|
|
Issue Dt:
|
08/20/2019
|
Application #:
|
15619323
|
Filing Dt:
|
06/09/2017
|
Publication #:
|
|
Pub Dt:
|
09/28/2017
| | | | |
Title:
|
Semiconductor Device Having a Memory Cell and Method of Forming the Same
|
|
|
Patent #:
|
|
Issue Dt:
|
06/25/2019
|
Application #:
|
15619811
|
Filing Dt:
|
06/12/2017
|
Publication #:
|
|
Pub Dt:
|
12/13/2018
| | | | |
Title:
|
Apparatus Comprising Antifuse Cells
|
|
|
Patent #:
|
|
Issue Dt:
|
09/08/2020
|
Application #:
|
15619966
|
Filing Dt:
|
06/12/2017
|
Publication #:
|
|
Pub Dt:
|
09/28/2017
| | | | |
Title:
|
DATA MOVEMENT BETWEEN VOLATILE AND NON-VOLATILE MEMORY IN A READ CACHE MEMORY
|
|
|
Patent #:
|
|
Issue Dt:
|
05/07/2019
|
Application #:
|
15620490
|
Filing Dt:
|
06/12/2017
|
Publication #:
|
|
Pub Dt:
|
12/07/2017
| | | | |
Title:
|
FLEXIBLE MEMORY SYSTEM WITH A CONTROLLER AND A STACK OF MEMORY
|
|
|
Patent #:
|
|
Issue Dt:
|
12/11/2018
|
Application #:
|
15621102
|
Filing Dt:
|
06/13/2017
|
Publication #:
|
|
Pub Dt:
|
12/13/2018
| | | | |
Title:
|
Face Down Dual Sided Chip Scale Memory Package
|
|
|
Patent #:
|
|
Issue Dt:
|
11/06/2018
|
Application #:
|
15621329
|
Filing Dt:
|
06/13/2017
|
Publication #:
|
|
Pub Dt:
|
11/23/2017
| | | | |
Title:
|
Integrated Circuit Structures Comprising Conductive Vias And Methods Of Forming Conductive Vias
|
|
|
Patent #:
|
|
Issue Dt:
|
11/06/2018
|
Application #:
|
15621448
|
Filing Dt:
|
06/13/2017
|
Title:
|
DATA PROGRAMMING
|
|
|
Patent #:
|
|
Issue Dt:
|
10/09/2018
|
Application #:
|
15621939
|
Filing Dt:
|
06/13/2017
|
Title:
|
SEMICONDUCTOR DEVICE ASSEMBLIES WITH ANNULAR INTERPOSERS
|
|
|
Patent #:
|
|
Issue Dt:
|
10/02/2018
|
Application #:
|
15621955
|
Filing Dt:
|
06/13/2017
|
Title:
|
SEMICONDUCTOR DEVICE ASSEMBLIES WITH LIDS INCLUDING CIRCUIT ELEMENTS
|
|
|
Patent #:
|
|
Issue Dt:
|
05/28/2019
|
Application #:
|
15622739
|
Filing Dt:
|
06/14/2017
|
Publication #:
|
|
Pub Dt:
|
12/20/2018
| | | | |
Title:
|
MULTI-PHASE CLOCK GENERATOR
|
|
|
Patent #:
|
|
Issue Dt:
|
04/14/2020
|
Application #:
|
15623514
|
Filing Dt:
|
06/15/2017
|
Publication #:
|
|
Pub Dt:
|
12/20/2018
| | | | |
Title:
|
CONTROLLING MEMORY DEVICES USING A SHARED CHANNEL
|
|
|
Patent #:
|
|
Issue Dt:
|
11/19/2019
|
Application #:
|
15623592
|
Filing Dt:
|
06/15/2017
|
Publication #:
|
|
Pub Dt:
|
12/20/2018
| | | | |
Title:
|
ADAPTIVE THROTTLING
|
|
|
Patent #:
|
|
Issue Dt:
|
03/24/2020
|
Application #:
|
15624422
|
Filing Dt:
|
06/15/2017
|
Publication #:
|
|
Pub Dt:
|
12/20/2018
| | | | |
Title:
|
METHODS OF FORMING STAIRCASE STRUCTURES
|
|
|
Patent #:
|
|
Issue Dt:
|
11/27/2018
|
Application #:
|
15624551
|
Filing Dt:
|
06/15/2017
|
Publication #:
|
|
Pub Dt:
|
11/30/2017
| | | | |
Title:
|
METHODS, ARTICLES, AND DEVICES FOR PULSE ADJUSTMENT TO PROGRAM A MEMORY CELL
|
|
|
Patent #:
|
|
Issue Dt:
|
04/17/2018
|
Application #:
|
15625543
|
Filing Dt:
|
06/16/2017
|
Publication #:
|
|
Pub Dt:
|
10/05/2017
| | | | |
Title:
|
VERTICAL BIT VECTOR SHIFT IN MEMORY
|
|
|
Patent #:
|
|
Issue Dt:
|
06/01/2021
|
Application #:
|
15625676
|
Filing Dt:
|
06/16/2017
|
Publication #:
|
|
Pub Dt:
|
12/20/2018
| | | | |
Title:
|
THERMOCOMPRESSION BOND TIPS AND RELATED APPARATUS AND METHODS
|
|
|
Patent #:
|
|
Issue Dt:
|
06/11/2019
|
Application #:
|
15626790
|
Filing Dt:
|
06/19/2017
|
Publication #:
|
|
Pub Dt:
|
12/20/2018
| | | | |
Title:
|
APPARATUSES AND METHODS FOR SIMULTANEOUS IN DATA PATH COMPUTE OPERATIONS
|
|
|
Patent #:
|
|
Issue Dt:
|
10/23/2018
|
Application #:
|
15626915
|
Filing Dt:
|
06/19/2017
|
Publication #:
|
|
Pub Dt:
|
10/05/2017
| | | | |
Title:
|
APPARATUSES AND METHODS FOR CONTROLLING DATA TIMING IN A MULTI-MEMORY SYSTEM
|
|
|
Patent #:
|
|
Issue Dt:
|
06/25/2019
|
Application #:
|
15626941
|
Filing Dt:
|
06/19/2017
|
Publication #:
|
|
Pub Dt:
|
12/20/2018
| | | | |
Title:
|
APPARATUSES INCLUDING TEST SEGMENT CIRCUITS HAVING LATCH CIRCUITS FOR TESTING A SEMICONDUCTOR DIE
|
|
|
Patent #:
|
|
Issue Dt:
|
09/18/2018
|
Application #:
|
15627212
|
Filing Dt:
|
06/19/2017
|
Publication #:
|
|
Pub Dt:
|
10/05/2017
| | | | |
Title:
|
APPARATUSES AND METHODS USING DUMMY CELLS PROGRAMMED TO DIFFERENT STATES
|
|
|
Patent #:
|
|
Issue Dt:
|
09/04/2018
|
Application #:
|
15627242
|
Filing Dt:
|
06/19/2017
|
Publication #:
|
|
Pub Dt:
|
10/05/2017
| | | | |
Title:
|
APPARATUSES AND METHODS FOR COMPENSATING FOR PROCESS, VOLTAGE, AND TEMPERATURE VARIATION IN A MEMORY
|
|
|
Patent #:
|
|
Issue Dt:
|
02/16/2021
|
Application #:
|
15627314
|
Filing Dt:
|
06/19/2017
|
Publication #:
|
|
Pub Dt:
|
10/05/2017
| | | | |
Title:
|
BOND PAD WITH MICRO-PROTRUSIONS FOR DIRECT METALLIC BONDING
|
|
|
Patent #:
|
|
Issue Dt:
|
01/29/2019
|
Application #:
|
15628260
|
Filing Dt:
|
06/20/2017
|
Publication #:
|
|
Pub Dt:
|
10/05/2017
| | | | |
Title:
|
CLOCK SIGNAL AND SUPPLY VOLTAGE VARIATION TRACKING
|
|
|
Patent #:
|
|
Issue Dt:
|
08/06/2019
|
Application #:
|
15628343
|
Filing Dt:
|
06/20/2017
|
Publication #:
|
|
Pub Dt:
|
12/20/2018
| | | | |
Title:
|
POWER GATE CIRCUITS FOR SEMICONDUCTOR DEVICES
|
|
|
Patent #:
|
|
Issue Dt:
|
12/18/2018
|
Application #:
|
15628543
|
Filing Dt:
|
06/20/2017
|
Publication #:
|
|
Pub Dt:
|
12/20/2018
| | | | |
Title:
|
WIRING WITH EXTERNAL TERMINAL
|
|
|
Patent #:
|
|
Issue Dt:
|
11/24/2020
|
Application #:
|
15630330
|
Filing Dt:
|
06/22/2017
|
Publication #:
|
|
Pub Dt:
|
12/27/2018
| | | | |
Title:
|
NON-VOLATILE MEMORY SYSTEM OR SUB-SYSTEM
|
|
|
Patent #:
|
|
Issue Dt:
|
01/29/2019
|
Application #:
|
15630901
|
Filing Dt:
|
06/22/2017
|
Publication #:
|
|
Pub Dt:
|
12/27/2018
| | | | |
Title:
|
TIMING BASED ARBITRATION METHODS AND APPARATUSES FOR CALIBRATING IMPEDANCES OF A SEMICONDUCTOR DEVICE
|
|
|
Patent #:
|
|
Issue Dt:
|
10/08/2019
|
Application #:
|
15631162
|
Filing Dt:
|
06/23/2017
|
Publication #:
|
|
Pub Dt:
|
10/12/2017
| | | | |
Title:
|
Memory Programming Methods and Memory Systems
|
|
|
Patent #:
|
|
Issue Dt:
|
02/20/2018
|
Application #:
|
15631317
|
Filing Dt:
|
06/23/2017
|
Publication #:
|
|
Pub Dt:
|
10/12/2017
| | | | |
Title:
|
METHODS OF OPERATING FERROELECTRIC MEMORY CELLS, AND RELATED FERROELECTRIC MEMORY CELLS AND CAPACITORS
|
|
|
Patent #:
|
|
Issue Dt:
|
10/02/2018
|
Application #:
|
15632065
|
Filing Dt:
|
06/23/2017
|
Publication #:
|
|
Pub Dt:
|
12/07/2017
| | | | |
Title:
|
APPARATUS AND METHODS FOR LEAKAGE CURRENT REDUCTION IN INTEGRATED CIRCUITS
|
|
|
Patent #:
|
|
Issue Dt:
|
04/16/2019
|
Application #:
|
15632536
|
Filing Dt:
|
06/26/2017
|
Publication #:
|
|
Pub Dt:
|
12/27/2018
| | | | |
Title:
|
MEMORY CELLS HAVING RESISTORS AND FORMATION OF THE SAME
|
|
|
Patent #:
|
|
Issue Dt:
|
08/17/2021
|
Application #:
|
15633045
|
Filing Dt:
|
06/26/2017
|
Publication #:
|
|
Pub Dt:
|
12/27/2018
| | | | |
Title:
|
MEMORY SYSTEM INCLUDING DATA OBFUSCATION
|
|
|
Patent #:
|
|
Issue Dt:
|
05/28/2019
|
Application #:
|
15633595
|
Filing Dt:
|
06/26/2017
|
Publication #:
|
|
Pub Dt:
|
12/27/2018
| | | | |
Title:
|
APPARATUSES WITH COMPENSATOR LINES LAID OUT ALONG WORDLINES AND SPACED APART FROM WORDLINES BY DIELECTRIC, COMPENSATOR LINES BEING INDEPENDENTLY CONTROLLED RELATIVE TO THE WORDLINES PROVIDING INCREASED ON-CURRENT IN WORDLINES, REDUCED LEAKAGE IN COUPLED TRANSISTORS AND LONGER RETENTION TIME IN COUPLED MEMORY CELLS
|
|
|
Patent #:
|
|
Issue Dt:
|
04/03/2018
|
Application #:
|
15635071
|
Filing Dt:
|
06/27/2017
|
Publication #:
|
|
Pub Dt:
|
10/26/2017
| | | | |
Title:
|
APPARATUSES AND METHODS FOR DETECTING FREQUENCY RANGES CORRESPONDING TO SIGNAL DELAYS OF CONDUCTIVE VIAS
|
|
|
Patent #:
|
|
Issue Dt:
|
07/30/2019
|
Application #:
|
15635814
|
Filing Dt:
|
06/28/2017
|
Publication #:
|
|
Pub Dt:
|
10/19/2017
| | | | |
Title:
|
RESISTANCE VARIABLE MEMORY SENSING USING PROGRAMMING SIGNALS
|
|
|
Patent #:
|
|
Issue Dt:
|
05/14/2019
|
Application #:
|
15635945
|
Filing Dt:
|
06/28/2017
|
Publication #:
|
|
Pub Dt:
|
10/19/2017
| | | | |
Title:
|
MEMORY CELLS HAVING A NUMBER OF CONDUCTIVE DIFFUSION BARRIER MATERIALS AND MANUFACTURING METHODS
|
|
|
Patent #:
|
|
Issue Dt:
|
06/05/2018
|
Application #:
|
15636344
|
Filing Dt:
|
06/28/2017
|
Publication #:
|
|
Pub Dt:
|
12/07/2017
| | | | |
Title:
|
POWER REDUCTION FOR A SENSING OPERATION OF A MEMORY CELL
|
|
|
Patent #:
|
|
Issue Dt:
|
02/26/2019
|
Application #:
|
15636379
|
Filing Dt:
|
06/28/2017
|
Publication #:
|
|
Pub Dt:
|
10/19/2017
| | | | |
Title:
|
SYSTEM AND METHOD FOR DUTY CYCLE CORRECTION
|
|
|
Patent #:
|
|
Issue Dt:
|
05/21/2019
|
Application #:
|
15637328
|
Filing Dt:
|
06/29/2017
|
Publication #:
|
|
Pub Dt:
|
10/19/2017
| | | | |
Title:
|
MEMORY DEVICES INCLUDING CAPACITOR STRUCTURES HAVING IMPROVED AREA EFFICIENCY
|
|
|
Patent #:
|
|
Issue Dt:
|
03/27/2018
|
Application #:
|
15637961
|
Filing Dt:
|
06/29/2017
|
Publication #:
|
|
Pub Dt:
|
10/19/2017
| | | | |
Title:
|
APPARATUSES AND METHODS FOR PROVIDING DATA TO A CONFIGURABLE STORAGE AREA
|
|
|
Patent #:
|
|
Issue Dt:
|
04/24/2018
|
Application #:
|
15638718
|
Filing Dt:
|
06/30/2017
|
Publication #:
|
|
Pub Dt:
|
11/30/2017
| | | | |
Title:
|
METHODS OF OPERATING MEMORY UNDER ERASE CONDITIONS
|
|
|
Patent #:
|
|
Issue Dt:
|
12/19/2017
|
Application #:
|
15640959
|
Filing Dt:
|
07/03/2017
|
Publication #:
|
|
Pub Dt:
|
11/02/2017
| | | | |
Title:
|
APPARATUSES AND METHODS FOR MIXED CHARGE PUMPS WITH VOLTAGE REGULATOR CIRCUITS
|
|
|
Patent #:
|
|
Issue Dt:
|
08/07/2018
|
Application #:
|
15641020
|
Filing Dt:
|
07/03/2017
|
Publication #:
|
|
Pub Dt:
|
12/21/2017
| | | | |
Title:
|
ARRAY DATA BIT INVERSION
|
|
|
Patent #:
|
|
Issue Dt:
|
06/19/2018
|
Application #:
|
15641071
|
Filing Dt:
|
07/03/2017
|
Publication #:
|
|
Pub Dt:
|
11/02/2017
| | | | |
Title:
|
METHOD OF FORMING CONDUCTIVE MATERIAL OF A BURIED TRANSISTOR GATE LINE AND METHOD OF FORMING A BURIED TRANSISTOR GATE LINE
|
|
|
Patent #:
|
|
Issue Dt:
|
03/26/2019
|
Application #:
|
15641118
|
Filing Dt:
|
07/03/2017
|
Publication #:
|
|
Pub Dt:
|
10/19/2017
| | | | |
Title:
|
SEMICONDUCTOR DEVICE SUPPRESSING BTI DETERIORATION
|
|
|
Patent #:
|
NONE
|
Issue Dt:
|
|
Application #:
|
15641475
|
Filing Dt:
|
07/05/2017
|
Publication #:
|
|
Pub Dt:
|
01/10/2019
| | | | |
Title:
|
MEMORY CELL STRUCTURES
|
|
|
Patent #:
|
|
Issue Dt:
|
05/21/2019
|
Application #:
|
15641478
|
Filing Dt:
|
07/05/2017
|
Publication #:
|
|
Pub Dt:
|
01/10/2019
| | | | |
Title:
|
TRENCH ISOLATION INTERFACES
|
|
|
Patent #:
|
|
Issue Dt:
|
12/11/2018
|
Application #:
|
15641521
|
Filing Dt:
|
07/05/2017
|
Title:
|
MEMORY CELLS HAVING AN ACCESS GATE AND A CONTROL GATE AND DIELECTRIC STACKS ABOVE AND BELOW THE ACCESS GATE
|
|
|
Patent #:
|
|
Issue Dt:
|
09/10/2019
|
Application #:
|
15641558
|
Filing Dt:
|
07/05/2017
|
Publication #:
|
|
Pub Dt:
|
01/10/2019
| | | | |
Title:
|
INTEGRATED COMPUTING STRUCTURES FORMED ON SILICON
|
|
|
Patent #:
|
|
Issue Dt:
|
12/11/2018
|
Application #:
|
15641597
|
Filing Dt:
|
07/05/2017
|
Title:
|
MEMORY CELLS PROGRAMMED VIA MULTI-MECHANISM CHARGE TRANSPORTS
|
|
|
Patent #:
|
|
Issue Dt:
|
12/11/2018
|
Application #:
|
15641628
|
Filing Dt:
|
07/05/2017
|
Title:
|
MEMORY CONFIGURATIONS
|
|
|
Patent #:
|
|
Issue Dt:
|
04/16/2019
|
Application #:
|
15641691
|
Filing Dt:
|
07/05/2017
|
Publication #:
|
|
Pub Dt:
|
01/10/2019
| | | | |
Title:
|
MULTIFUNCTIONAL MEMORY CELLS
|
|
|
Patent #:
|
|
Issue Dt:
|
08/06/2019
|
Application #:
|
15641704
|
Filing Dt:
|
07/05/2017
|
Publication #:
|
|
Pub Dt:
|
01/10/2019
| | | | |
Title:
|
MEMORY ARRAYS
|
|
|
Patent #:
|
|
Issue Dt:
|
01/08/2019
|
Application #:
|
15641736
|
Filing Dt:
|
07/05/2017
|
Publication #:
|
|
Pub Dt:
|
01/10/2019
| | | | |
Title:
|
MULTIFUNCTIONAL MEMORY CELLS
|
|
|
Patent #:
|
|
Issue Dt:
|
05/28/2019
|
Application #:
|
15641783
|
Filing Dt:
|
07/05/2017
|
Publication #:
|
|
Pub Dt:
|
01/10/2019
| | | | |
Title:
|
SELF-REFERENCE SENSING FOR MEMORY CELLS
|
|
|
Patent #:
|
|
Issue Dt:
|
04/30/2019
|
Application #:
|
15641828
|
Filing Dt:
|
07/05/2017
|
Publication #:
|
|
Pub Dt:
|
01/10/2019
| | | | |
Title:
|
GATED DIODE MEMORY CELLS
|
|
|
Patent #:
|
|
Issue Dt:
|
07/16/2019
|
Application #:
|
15642145
|
Filing Dt:
|
07/05/2017
|
Publication #:
|
|
Pub Dt:
|
01/10/2019
| | | | |
Title:
|
APPARATUSES AND METHODS FOR CONTROLLING WORD LINES AND SENSE AMPLIFIERS
|
|
|
Patent #:
|
|
Issue Dt:
|
08/27/2019
|
Application #:
|
15642148
|
Filing Dt:
|
07/05/2017
|
Publication #:
|
|
Pub Dt:
|
01/10/2019
| | | | |
Title:
|
Memory Cells Having a Controlled-Conductivity Region
|
|
|
Patent #:
|
|
Issue Dt:
|
09/17/2019
|
Application #:
|
15642410
|
Filing Dt:
|
07/06/2017
|
Publication #:
|
|
Pub Dt:
|
10/19/2017
| | | | |
Title:
|
THRESHOLD VOLTAGE MARGIN ANALYSIS
|
|
|
Patent #:
|
|
Issue Dt:
|
11/06/2018
|
Application #:
|
15642577
|
Filing Dt:
|
07/06/2017
|
Publication #:
|
|
Pub Dt:
|
10/26/2017
| | | | |
Title:
|
MAGNETIC STRUCTURES, SEMICONDUCTOR STRUCTURES, AND SEMICONDUCTOR DEVICES
|
|
|
Patent #:
|
|
Issue Dt:
|
01/29/2019
|
Application #:
|
15642673
|
Filing Dt:
|
07/06/2017
|
Publication #:
|
|
Pub Dt:
|
10/26/2017
| | | | |
Title:
|
MEMORY CELLS INCLUDING DIELECTRIC MATERIALS, MEMORY DEVICES INCLUDING THE MEMORY CELLS, AND METHODS OF FORMING SAME
|
|
|
Patent #:
|
|
Issue Dt:
|
04/02/2019
|
Application #:
|
15642723
|
Filing Dt:
|
07/06/2017
|
Publication #:
|
|
Pub Dt:
|
10/19/2017
| | | | |
Title:
|
APPARATUSES AND METHODS FOR PARITY DETERMINATION USING SENSING CIRCUITRY
|
|
|
Patent #:
|
|
Issue Dt:
|
11/27/2018
|
Application #:
|
15642906
|
Filing Dt:
|
07/06/2017
|
Title:
|
INTERFACE COMPONENTS
|
|
|
Patent #:
|
|
Issue Dt:
|
12/25/2018
|
Application #:
|
15643361
|
Filing Dt:
|
07/06/2017
|
Publication #:
|
|
Pub Dt:
|
10/26/2017
| | | | |
Title:
|
APPARATUSES AND METHODS FOR MEMORY OPERATIONS HAVING VARIABLE LATENCIES
|
|
|
Patent #:
|
|
Issue Dt:
|
08/20/2019
|
Application #:
|
15644297
|
Filing Dt:
|
07/07/2017
|
Publication #:
|
|
Pub Dt:
|
10/26/2017
| | | | |
Title:
|
MEMORY CELL MATERIALS AND SEMICONDUCTOR DEVICE STRUCTURES
|
|
|
Patent #:
|
|
Issue Dt:
|
10/30/2018
|
Application #:
|
15644383
|
Filing Dt:
|
07/07/2017
|
Title:
|
APPARATUSES COMPRISING SEMICONDUCTOR DIES IN FACE-TO-FACE ARRANGEMENTS
|
|
|
Patent #:
|
|
Issue Dt:
|
12/25/2018
|
Application #:
|
15644401
|
Filing Dt:
|
07/07/2017
|
Publication #:
|
|
Pub Dt:
|
10/26/2017
| | | | |
Title:
|
CIRCUITS, APPARATUSES, AND METHODS FOR FREQUENCY DIVISION
|
|
|
Patent #:
|
|
Issue Dt:
|
06/25/2019
|
Application #:
|
15645009
|
Filing Dt:
|
07/10/2017
|
Publication #:
|
|
Pub Dt:
|
10/26/2017
| | | | |
Title:
|
METHODS OF OPERATING A MEMORY DEVICE COMPARING INPUT DATA TO DATA STORED IN MEMORY CELLS COUPLED TO A DATA LINE
|
|
|
Patent #:
|
|
Issue Dt:
|
09/25/2018
|
Application #:
|
15645106
|
Filing Dt:
|
07/10/2017
|
Publication #:
|
|
Pub Dt:
|
12/21/2017
| | | | |
Title:
|
MEMORY CELL IMPRINT AVOIDANCE
|
|
|
Patent #:
|
|
Issue Dt:
|
10/15/2019
|
Application #:
|
15645202
|
Filing Dt:
|
07/10/2017
|
Publication #:
|
|
Pub Dt:
|
01/10/2019
| | | | |
Title:
|
NAND Memory Arrays, and Devices Comprising Semiconductor Channel Material and Nitrogen
|
|
|
Patent #:
|
|
Issue Dt:
|
06/05/2018
|
Application #:
|
15645238
|
Filing Dt:
|
07/10/2017
|
Publication #:
|
|
Pub Dt:
|
10/26/2017
| | | | |
Title:
|
SIMULATING ACCESS LINES
|
|
|
Patent #:
|
|
Issue Dt:
|
05/25/2021
|
Application #:
|
15645252
|
Filing Dt:
|
07/10/2017
|
Publication #:
|
|
Pub Dt:
|
10/26/2017
| | | | |
Title:
|
OVERFLOW DETECTION AND CORRECTION IN STATE MACHINE ENGINES
|
|
|
Patent #:
|
|
Issue Dt:
|
03/03/2020
|
Application #:
|
15645635
|
Filing Dt:
|
07/10/2017
|
Publication #:
|
|
Pub Dt:
|
10/26/2017
| | | | |
Title:
|
SEMICONDUCTOR APPARATUS WITH MULTIPLE TIERS, AND METHODS
|
|
|
Patent #:
|
|
Issue Dt:
|
09/04/2018
|
Application #:
|
15646874
|
Filing Dt:
|
07/11/2017
|
Publication #:
|
|
Pub Dt:
|
10/26/2017
| | | | |
Title:
|
APPARATUSES AND METHODS FOR MEMORY OPERATIONS HAVING VARIABLE LATENCIES
|
|
|
Patent #:
|
|
Issue Dt:
|
09/24/2019
|
Application #:
|
15646903
|
Filing Dt:
|
07/11/2017
|
Publication #:
|
|
Pub Dt:
|
10/26/2017
| | | | |
Title:
|
OPERATIONAL SIGNALS GENERATED FROM STORED CHARGE
|
|
|
Patent #:
|
|
Issue Dt:
|
12/24/2019
|
Application #:
|
15647676
|
Filing Dt:
|
07/12/2017
|
Publication #:
|
|
Pub Dt:
|
01/17/2019
| | | | |
Title:
|
SYSTEM FOR OPTIMIZING ROUTING OF COMMUNICATION BETWEEN DEVICES AND RESOURCE REALLOCATION IN A NETWORK
|
|
|
Patent #:
|
|
Issue Dt:
|
08/28/2018
|
Application #:
|
15649145
|
Filing Dt:
|
07/13/2017
|
Title:
|
HALF-FREQUENCY COMMAND PATH
|
|
|
Patent #:
|
|
Issue Dt:
|
05/04/2021
|
Application #:
|
15650194
|
Filing Dt:
|
07/14/2017
|
Publication #:
|
|
Pub Dt:
|
01/17/2019
| | | | |
Title:
|
Semiconductor Constructions Having Fluorocarbon Material
|
|
|
Patent #:
|
|
Issue Dt:
|
10/16/2018
|
Application #:
|
15650274
|
Filing Dt:
|
07/14/2017
|
Title:
|
Methods of Forming Integrated Circuitry
|
|
|
Patent #:
|
|
Issue Dt:
|
09/24/2019
|
Application #:
|
15651186
|
Filing Dt:
|
07/17/2017
|
Publication #:
|
|
Pub Dt:
|
11/02/2017
| | | | |
Title:
|
PERFORMING LOGICAL OPERATIONS USING SENSING CIRCUITRY
|
|
|
Patent #:
|
|
Issue Dt:
|
05/14/2019
|
Application #:
|
15651464
|
Filing Dt:
|
07/17/2017
|
Publication #:
|
|
Pub Dt:
|
11/02/2017
| | | | |
Title:
|
PERFORMING LOGICAL OPERATIONS USING SENSING CIRCUITRY
|
|
|
Patent #:
|
|
Issue Dt:
|
04/09/2019
|
Application #:
|
15651719
|
Filing Dt:
|
07/17/2017
|
Publication #:
|
|
Pub Dt:
|
11/02/2017
| | | | |
Title:
|
INTEGRATED STRUCTURES
|
|
|
Patent #:
|
|
Issue Dt:
|
05/01/2018
|
Application #:
|
15651895
|
Filing Dt:
|
07/17/2017
|
Publication #:
|
|
Pub Dt:
|
11/02/2017
| | | | |
Title:
|
DEVICE HAVING INTERNAL VOLTAGE GENERATING CIRCUIT
|
|
|
Patent #:
|
|
Issue Dt:
|
04/10/2018
|
Application #:
|
15651916
|
Filing Dt:
|
07/17/2017
|
Publication #:
|
|
Pub Dt:
|
11/02/2017
| | | | |
Title:
|
Methods of Forming Integrated Structures Comprising Vertical Channel Material and Having Conductively-Doped Semiconductor Material Directly Against Lower Sidewalls of the Channel Material
|
|