skip navigationU S P T O SealUnited States Patent and Trademark Office AOTW logo
Home|Site Index|Search|Guides|Contacts|eBusiness|eBiz alerts|News|Help
Assignments on the Web > Patent Query
Patent Assignment Details
NOTE:Results display only for issued patents and published applications. For pending or abandoned applications please consult USPTO staff.

Reel/Frame:061827/0686   Pages: 161
Recorded: 11/01/2022
Attorney Dkt #:INTEL TO TAHOE ASSIGNMENT
Conveyance: ASSIGNMENT OF ASSIGNORS INTEREST (SEE DOCUMENT FOR DETAILS).
Total properties: 538
Page 1 of 6
Pages: 1 2 3 4 5 6
1
Patent #:
Issue Dt:
02/12/2008
Application #:
09745132
Filing Dt:
12/20/2000
Publication #:
Pub Dt:
01/31/2002
Title:
DIGITAL STILL CAMERA SYSTEM AND COMPLEMENTARY-COLOR-FILTERED ARRAY INTERPOLATION METHOD
2
Patent #:
NONE
Issue Dt:
Application #:
09752644
Filing Dt:
12/29/2000
Publication #:
Pub Dt:
07/04/2002
Title:
Low power subsystem for portable computers
3
Patent #:
Issue Dt:
07/05/2005
Application #:
10035878
Filing Dt:
12/24/2001
Publication #:
Pub Dt:
06/26/2003
Title:
SELF-TIMED SNEAK CURRENT CANCELLATION
4
Patent #:
Issue Dt:
02/20/2007
Application #:
10057723
Filing Dt:
01/25/2002
Publication #:
Pub Dt:
07/31/2003
Title:
CONTEXT PIPELINES
5
Patent #:
Issue Dt:
07/06/2010
Application #:
10092010
Filing Dt:
03/05/2002
Publication #:
Pub Dt:
10/16/2003
Title:
PRESENTATION SERVER
6
Patent #:
Issue Dt:
07/22/2008
Application #:
10186188
Filing Dt:
06/28/2002
Publication #:
Pub Dt:
11/06/2003
Title:
SYSTEM AND METHOD FOR DYNAMIC LINK AGGREGATION IN A SHARED I/O SUBSYSTEM
7
Patent #:
Issue Dt:
11/28/2006
Application #:
10186190
Filing Dt:
06/28/2002
Publication #:
Pub Dt:
11/20/2003
Title:
SYSTEM AND METHOD FOR SPAN PORT CONFIGURATION
8
Patent #:
Issue Dt:
03/27/2007
Application #:
10186333
Filing Dt:
06/28/2002
Publication #:
Pub Dt:
11/06/2003
Title:
SYSTEM AND METHOD FOR IMPLEMENTING LOGICAL SWITCHES IN A NETWORK SYSTEM
9
Patent #:
Issue Dt:
02/20/2007
Application #:
10273899
Filing Dt:
10/16/2002
Title:
CLOCK SIGNAL CIRCUITRY FOR MULTI-PROTOCOL HIGH-SPEED SERIAL INTERFACE CIRCUITRY
10
Patent #:
Issue Dt:
04/25/2006
Application #:
10295265
Filing Dt:
11/14/2002
Publication #:
Pub Dt:
05/20/2004
Title:
PLD DEBUGGING HUB
11
Patent #:
Issue Dt:
10/04/2005
Application #:
10322292
Filing Dt:
12/17/2002
Publication #:
Pub Dt:
06/26/2003
Title:
SELF-TIMED VOLTAGE-SUBTRACTION SNEAK CURRENT CANCELLATION METHOD AND APPARATUS
12
Patent #:
NONE
Issue Dt:
Application #:
10335112
Filing Dt:
12/31/2002
Publication #:
Pub Dt:
05/22/2003
Title:
Methods and apparatus for generating navigation information on the fly
13
Patent #:
Issue Dt:
09/28/2004
Application #:
10351026
Filing Dt:
01/24/2003
Title:
LOGIC CIRCUITRY WITH SHARED LOOKUP TABLE
14
Patent #:
NONE
Issue Dt:
Application #:
10356435
Filing Dt:
01/31/2003
Publication #:
Pub Dt:
08/05/2004
Title:
Control-quasi-independent-points guided speculative multithreading
15
Patent #:
Issue Dt:
08/07/2007
Application #:
10367076
Filing Dt:
02/14/2003
Publication #:
Pub Dt:
08/19/2004
Title:
METHOD AND APPARATUS FOR A USER TO INTERFACE WITH A MOBILE COMPUTING DEVICE
16
Patent #:
Issue Dt:
04/21/2009
Application #:
10422528
Filing Dt:
04/24/2003
Publication #:
Pub Dt:
08/05/2004
Title:
METHODS AND APPARATUS FOR GENERATING SPECULATIVE HELPER THREAD SPAWN-TARGET POINTS
17
Patent #:
Issue Dt:
05/17/2005
Application #:
10444741
Filing Dt:
05/22/2003
Title:
INTERFACE FOR A PROGRAMMABLE LOGIC DEVICE
18
Patent #:
Issue Dt:
03/15/2005
Application #:
10455773
Filing Dt:
06/04/2003
Title:
PROGRAMMABLE LOGIC DEVICE SERIAL INTERFACE HAVING DUAL-USE PHASE-LOCKED LOOP CIRCUITRY
19
Patent #:
NONE
Issue Dt:
Application #:
10600048
Filing Dt:
06/19/2003
Publication #:
Pub Dt:
12/23/2004
Title:
Communication ports in a data driven architecture
20
Patent #:
Issue Dt:
01/11/2005
Application #:
10612253
Filing Dt:
07/01/2003
Title:
SELECTABLE DYNAMIC RECONFIGURATION OF PROGRAMMABLE EMBEDDED IP
21
Patent #:
Issue Dt:
05/03/2005
Application #:
10616858
Filing Dt:
07/09/2003
Title:
LOW WARPAGE FLIP CHIP PACKAGE SOLUTION-CHANNEL HEAT SPREADER
22
Patent #:
Issue Dt:
10/30/2007
Application #:
10624955
Filing Dt:
07/22/2003
Publication #:
Pub Dt:
08/12/2004
Title:
METHOD FOR OPERATING A PLL FREQUENCY SYNTHESIS CIRCUIT
23
Patent #:
Issue Dt:
05/26/2009
Application #:
10629508
Filing Dt:
07/29/2003
Title:
EMBEDDED MICROPROCESSOR FOR INTEGRATED CIRCUIT TESTING AND DEBUGGING
24
Patent #:
Issue Dt:
05/24/2005
Application #:
10646013
Filing Dt:
08/22/2003
Title:
ELECTRICALLY-PROGRAMMABLE INTEGRATED CIRCUIT ANTIFUSES
25
Patent #:
Issue Dt:
04/18/2006
Application #:
10654518
Filing Dt:
09/02/2003
Title:
FUNCTIONAL PRE-CONFIGURATION OF A PROGRAMMABLE LOGIC DEVICE
26
Patent #:
Issue Dt:
03/08/2005
Application #:
10669298
Filing Dt:
09/24/2003
Title:
ADJUSTABLE DIFFERENTIAL INPUT AND OUTPUT DRIVERS
27
Patent #:
Issue Dt:
09/13/2005
Application #:
10670146
Filing Dt:
09/24/2003
Title:
DYNAMICALLY-ADJUSTABLE DIFFERENTIAL OUTPUT DRIVERS
28
Patent #:
Issue Dt:
12/07/2004
Application #:
10678798
Filing Dt:
10/03/2003
Title:
APPARATUS AND METHODS FOR SHARED MEMORY INTERFACES IN PROGRAMMABLE LOGIC DEVICES
29
Patent #:
Issue Dt:
08/02/2005
Application #:
10691152
Filing Dt:
10/21/2003
Publication #:
Pub Dt:
04/21/2005
Title:
PROGRAMMABLE PHASE-LOCKED LOOP CIRCUITRY FOR PROGRAMMABLE LOGIC DEVICE
30
Patent #:
Issue Dt:
12/14/2004
Application #:
10691507
Filing Dt:
10/24/2003
Publication #:
Pub Dt:
07/15/2004
Title:
METHOD AND CIRCUIT CONFIGURATION FOR MIXING A DIGITAL SIGNAL WITH AN ANALOGUE SIGNAL
31
Patent #:
NONE
Issue Dt:
Application #:
10718369
Filing Dt:
11/19/2003
Publication #:
Pub Dt:
05/19/2005
Title:
Providing services to an open platform implementing subscriber identity module (SIM) capabilities
32
Patent #:
NONE
Issue Dt:
Application #:
10728676
Filing Dt:
12/04/2003
Publication #:
Pub Dt:
06/09/2005
Title:
Preventative congestion control for application support
33
Patent #:
Issue Dt:
07/07/2009
Application #:
10736452
Filing Dt:
12/14/2003
Publication #:
Pub Dt:
06/16/2005
Title:
METHOD AND APPARATUS FOR BUFFERING STREAMING MEDIA
34
Patent #:
Issue Dt:
02/21/2006
Application #:
10741593
Filing Dt:
12/18/2003
Title:
PROGRAMMABLE LOGIC RESOURCE WITH DATA TRANSFER SYNCHRONIZATION
35
Patent #:
Issue Dt:
04/22/2008
Application #:
10741641
Filing Dt:
12/19/2003
Publication #:
Pub Dt:
06/23/2005
Title:
METHODS AND APPARATUS TO MANAGE SYSTEM POWER AND PERFORMANCE
36
Patent #:
Issue Dt:
08/04/2009
Application #:
10744199
Filing Dt:
12/22/2003
Publication #:
Pub Dt:
06/23/2005
Title:
SWITCHING DEVICE UTILIZING REQUESTS INDICATING CUMULATIVE AMOUNT OF DATA
37
Patent #:
NONE
Issue Dt:
Application #:
10746919
Filing Dt:
12/24/2003
Publication #:
Pub Dt:
07/07/2005
Title:
Method to support XML-based security and key management services in a pre-boot execution environment
38
Patent #:
Issue Dt:
12/26/2006
Application #:
10748559
Filing Dt:
12/29/2003
Publication #:
Pub Dt:
07/07/2005
Title:
CMOS DEVICE WITH METAL AND SILICIDE GATE ELECTRODES AND A METHOD FOR MAKING IT
39
Patent #:
Issue Dt:
10/03/2006
Application #:
10750234
Filing Dt:
12/31/2003
Publication #:
Pub Dt:
06/30/2005
Title:
INTEGRATED STACKED MICROCHANNEL HEAT EXCHANGER AND HEAT SPREADER
40
Patent #:
Issue Dt:
03/13/2007
Application #:
10754432
Filing Dt:
01/09/2004
Title:
PROGRAMMABLE LOGIC DEVICE WITH ON-CHIP NONVOLATILE USER MEMORY
41
Patent #:
Issue Dt:
12/22/2009
Application #:
10756444
Filing Dt:
01/12/2004
Publication #:
Pub Dt:
07/14/2005
Title:
METHOD FOR SECURE KEY EXCHANGE
42
Patent #:
Issue Dt:
06/12/2007
Application #:
10767684
Filing Dt:
01/29/2004
Publication #:
Pub Dt:
08/04/2005
Title:
LATERALLY DIFFUSED METAL OXIDE SEMICONDUCTOR DEVICE AND METHOD OF FORMING THE SAME
43
Patent #:
NONE
Issue Dt:
Application #:
10774813
Filing Dt:
02/09/2004
Publication #:
Pub Dt:
08/11/2005
Title:
Method and architecture for secure transmission of data within optical switched networks
44
Patent #:
Issue Dt:
03/07/2006
Application #:
10778880
Filing Dt:
02/13/2004
Title:
ADAPTIVE COMPRESSION AND DECOMPRESSION OF BANDLIMITED SIGNALS
45
Patent #:
Issue Dt:
08/08/2006
Application #:
10778881
Filing Dt:
02/13/2004
Title:
ENHANCED DATA CONVERTERS USING COMPRESSION AND DECOMPRESSION
46
Patent #:
Issue Dt:
10/14/2008
Application #:
10783820
Filing Dt:
02/20/2004
Publication #:
Pub Dt:
08/25/2005
Title:
MULTIPLIER-ACCUMULATOR BLOCK MODE SPLITTING
47
Patent #:
Issue Dt:
12/16/2008
Application #:
10783829
Filing Dt:
02/20/2004
Publication #:
Pub Dt:
08/25/2005
Title:
SATURATION AND ROUNDING IN MULTIPLY-ACCUMULATE BLOCKS
48
Patent #:
Issue Dt:
01/08/2008
Application #:
10786284
Filing Dt:
02/25/2004
Publication #:
Pub Dt:
11/24/2005
Title:
SYSTEM AND METHOD TO SUPPORT PLATFORM FIRMWARE AS A TRUSTED PROCESS
49
Patent #:
NONE
Issue Dt:
Application #:
10793707
Filing Dt:
03/03/2004
Publication #:
Pub Dt:
09/08/2005
Title:
Parallelizing mark-sweep-compact garbage collections
50
Patent #:
Issue Dt:
02/08/2005
Application #:
10797493
Filing Dt:
03/09/2004
Title:
PROGRAMMABLE LOGIC DEVICE HAVING NONVOLATILE MEMORY WITH USER SELECTABLE POWER CONSUMPTION
51
Patent #:
Issue Dt:
08/29/2006
Application #:
10797836
Filing Dt:
03/09/2004
Publication #:
Pub Dt:
09/15/2005
Title:
HIGHLY CONFIGURABLE PLL ARCHITECTURE FOR PROGRAMMABLE LOGIC
52
Patent #:
Issue Dt:
08/23/2005
Application #:
10802590
Filing Dt:
03/17/2004
Title:
INTEGRATED CIRCUITS WITH TEMPERATURE-CHANGE AND THRESHOLD-VOLTAGE DRIFT COMPENSATION
53
Patent #:
NONE
Issue Dt:
Application #:
10804487
Filing Dt:
03/18/2004
Publication #:
Pub Dt:
08/11/2005
Title:
Method and architecture for security key generation and distribution within optical switched networks
54
Patent #:
NONE
Issue Dt:
Application #:
10804674
Filing Dt:
03/18/2004
Publication #:
Pub Dt:
09/22/2005
Title:
Switching device based on aggregation of packets
55
Patent #:
Issue Dt:
08/11/2009
Application #:
10808973
Filing Dt:
03/24/2004
Publication #:
Pub Dt:
09/29/2005
Title:
SYSTEM AND METHOD FOR COMBINING USER AND PLATFORM AUTHENTICATION IN NEGOTIATED CHANNEL SECURITY PROTOCOLS
56
Patent #:
NONE
Issue Dt:
Application #:
10809315
Filing Dt:
03/24/2004
Publication #:
Pub Dt:
09/29/2005
Title:
Shared cryptographic key in networks with an embedded agent
57
Patent #:
Issue Dt:
10/20/2009
Application #:
10810026
Filing Dt:
03/26/2004
Publication #:
Pub Dt:
09/29/2005
Title:
APPARATUS FOR ADJUSTING A CLOCK FREQUENCY OF A VARIABLE SPEED BUS
58
Patent #:
Issue Dt:
01/23/2007
Application #:
10810117
Filing Dt:
03/25/2004
Title:
OMNIBUS LOGIC ELEMENT INCLUDING LOOK UP TABLE BASED LOGIC ELEMENTS
59
Patent #:
Issue Dt:
10/21/2008
Application #:
10830277
Filing Dt:
04/21/2004
Title:
BIT SLIP CIRCUITRY FOR SERIAL DATA SIGNALS
60
Patent #:
Issue Dt:
07/11/2006
Application #:
10830562
Filing Dt:
04/22/2004
Title:
CONFIGURABLE CLOCK NETWORK FOR PROGRAMMABLE LOGIC DEVICE
61
Patent #:
Issue Dt:
03/25/2008
Application #:
10848953
Filing Dt:
05/19/2004
Publication #:
Pub Dt:
11/24/2005
Title:
APPARATUS AND METHODS FOR ADJUSTING PERFORMANCE OF PROGRAMMABLE LOGIC DEVICES
62
Patent #:
Issue Dt:
09/26/2006
Application #:
10849074
Filing Dt:
05/19/2004
Title:
APPARATUS AND METHODS FOR MULTI-GATE SILICON-ON-INSULATOR TRANSISTORS
63
Patent #:
Issue Dt:
01/16/2007
Application #:
10852832
Filing Dt:
05/24/2004
Title:
GENERATING OPTIMIZED AND SECURE IP CORES
64
Patent #:
Issue Dt:
12/06/2005
Application #:
10856187
Filing Dt:
05/27/2004
Title:
TECHNIQUES FOR REDUCING POWER CONSUMPTION IN MEMORY CELLS
65
Patent #:
Issue Dt:
10/24/2006
Application #:
10857221
Filing Dt:
05/27/2004
Title:
MEMORY INTERFACE PHASE-SHIFT CIRCUITRY TO SUPPORT MULTIPLE FREQUENCY RANGES
66
Patent #:
Issue Dt:
02/13/2007
Application #:
10857396
Filing Dt:
05/27/2004
Title:
MULTIPLE DATA RATE MEMORY INTERFACE ARCHITECTURE
67
Patent #:
Issue Dt:
08/05/2008
Application #:
10861893
Filing Dt:
06/04/2004
Title:
DEBUGGABLE OPAQUE IP
68
Patent #:
Issue Dt:
10/31/2006
Application #:
10865402
Filing Dt:
06/10/2004
Publication #:
Pub Dt:
12/22/2005
Title:
APPARATUS AND METHODS FOR ADJUSTING PERFORMANCE OF INTEGRATED CIRCUITS
69
Patent #:
NONE
Issue Dt:
Application #:
10881095
Filing Dt:
06/29/2004
Publication #:
Pub Dt:
12/29/2005
Title:
Deposition apparatus for providing uniform low-k dielectric
70
Patent #:
Issue Dt:
03/20/2007
Application #:
10882579
Filing Dt:
06/30/2004
Title:
VPA LOGIC CIRCUITS
71
Patent #:
Issue Dt:
01/02/2007
Application #:
10882583
Filing Dt:
06/30/2004
Title:
CONFIGURABLE CIRCUITS, IC'S, AND SYSTEMS
72
Patent #:
Issue Dt:
10/24/2006
Application #:
10882839
Filing Dt:
06/30/2004
Title:
CONFIGURABLE LOGIC CIRCUITS WITH COMMUTATIVE PROPERTIES
73
Patent #:
Issue Dt:
03/20/2007
Application #:
10882946
Filing Dt:
06/30/2004
Title:
CONFIGURABLE CIRCUITS, IC'S, AND SYSTEMS
74
Patent #:
Issue Dt:
01/23/2007
Application #:
10883051
Filing Dt:
06/30/2004
Title:
NON-SEQUENTIALLY CONFIGURABLE IC
75
Patent #:
Issue Dt:
10/24/2006
Application #:
10883213
Filing Dt:
06/30/2004
Title:
VPA INTERCONNECT CIRCUIT
76
Patent #:
Issue Dt:
09/19/2006
Application #:
10883276
Filing Dt:
06/30/2004
Title:
CONFIGURABLE CIRCUITS, IC'S, AND SYSTEMS
77
Patent #:
Issue Dt:
09/16/2008
Application #:
10883486
Filing Dt:
06/30/2004
Publication #:
Pub Dt:
10/18/2007
Title:
CONFIGURABLE CIRCUITS, IC'S, AND SYSTEMS
78
Patent #:
Issue Dt:
01/08/2008
Application #:
10891827
Filing Dt:
07/14/2004
Publication #:
Pub Dt:
02/10/2005
Title:
LOGIC CIRCUITRY WITH SHARED LOOKUP TABLE
79
Patent #:
Issue Dt:
07/31/2007
Application #:
10900707
Filing Dt:
07/28/2004
Publication #:
Pub Dt:
02/02/2006
Title:
SELECTIVE DOWNLOAD OF CORRIDOR MAP DATA
80
Patent #:
Issue Dt:
03/21/2006
Application #:
10924003
Filing Dt:
08/23/2004
Publication #:
Pub Dt:
02/23/2006
Title:
INTEGRATED CIRCUIT EMPLOYABLE WITH A POWER CONVERTER
81
Patent #:
Issue Dt:
02/26/2008
Application #:
10924088
Filing Dt:
08/23/2004
Publication #:
Pub Dt:
02/23/2006
Title:
INTEGRATED CIRCUIT INCORPORATING HIGHER VOLTAGE DEVICES AND LOW VOLTAGE DEVICES THEREIN
82
Patent #:
Issue Dt:
03/13/2007
Application #:
10924091
Filing Dt:
08/23/2004
Publication #:
Pub Dt:
02/23/2006
Title:
INTEGRATED CIRCUIT EMPLOYABLE WITH A POWER CONVERTER
83
Patent #:
Issue Dt:
03/27/2007
Application #:
10924381
Filing Dt:
08/23/2004
Publication #:
Pub Dt:
02/23/2006
Title:
METHOD OF FORMING AN INTEGRATED CIRCUIT EMPLOYABLE WITH A POWER CONVERTER
84
Patent #:
Issue Dt:
06/12/2007
Application #:
10924461
Filing Dt:
08/23/2004
Publication #:
Pub Dt:
02/23/2006
Title:
METHOD OF FORMING AN INTEGRATED CIRCUIT INCORPORATING HIGHER VOLTAGE DEVICES AND LOW VOLTAGE DEVICES THEREIN
85
Patent #:
Issue Dt:
06/19/2007
Application #:
10924469
Filing Dt:
08/23/2004
Publication #:
Pub Dt:
02/23/2006
Title:
METHOD OF FORMING AN INTEGRATED CIRCUIT INCORPORATING HIGHER VOLTAGE DEVICES AND LOW VOLTAGE DEVICES THEREIN
86
Patent #:
NONE
Issue Dt:
Application #:
10936952
Filing Dt:
09/08/2004
Publication #:
Pub Dt:
03/09/2006
Title:
Cache filtering using core indicators
87
Patent #:
Issue Dt:
06/26/2007
Application #:
10937518
Filing Dt:
09/08/2004
Title:
PROGRAMMABLE LOW-VOLTAGE DIFFERENTIAL SIGNALING OUTPUT DRIVER
88
Patent #:
Issue Dt:
08/19/2008
Application #:
10938075
Filing Dt:
09/10/2004
Publication #:
Pub Dt:
03/16/2006
Title:
PLACEMENT OF MAP LABELS
89
Patent #:
Issue Dt:
11/28/2006
Application #:
10942692
Filing Dt:
09/15/2004
Title:
ADAPTIVE POWER SUPPLY VOLTAGE REGULATION FOR PROGRAMMABLE LOGIC
90
Patent #:
Issue Dt:
02/27/2007
Application #:
10977952
Filing Dt:
10/29/2004
Publication #:
Pub Dt:
05/04/2006
Title:
NEXT GENERATION 8B10B ARCHITECTURE
91
Patent #:
Issue Dt:
07/04/2006
Application #:
11005390
Filing Dt:
12/01/2004
Title:
SELECTABLE DYNAMIC RECONFIGURATION OF PROGRAMMABLE EMBEDDED IP
92
Patent #:
NONE
Issue Dt:
Application #:
11006420
Filing Dt:
12/07/2004
Publication #:
Pub Dt:
06/08/2006
Title:
Apparatus and methods for adjusting performance characteristics of programmable logic devices
93
Patent #:
Issue Dt:
09/30/2008
Application #:
11018379
Filing Dt:
12/21/2004
Publication #:
Pub Dt:
08/25/2005
Title:
CIRCUIT ARRANGEMENT PROVIDED WITH A PHASE-LOCKED LOOP AND TRANSMITTER-RECEIVER WITH SAID CIRCUIT ARRANGEMENT
94
Patent #:
Issue Dt:
01/13/2009
Application #:
11026652
Filing Dt:
12/30/2004
Publication #:
Pub Dt:
07/20/2006
Title:
PROVIDING ACCESS TO DATA SHARED BY PACKET PROCESSING THREADS
95
Patent #:
Issue Dt:
12/06/2005
Application #:
11029275
Filing Dt:
01/05/2005
Title:
ADJUSTABLE DIFFERENTIAL INPUT AND OUTPUT DRIVERS
96
Patent #:
Issue Dt:
06/05/2007
Application #:
11055125
Filing Dt:
02/09/2005
Title:
HIGH-PERFORMANCE MEMORY INTERFACE CIRCUIT ARCHITECTURE
97
Patent #:
Issue Dt:
07/10/2007
Application #:
11056442
Filing Dt:
02/11/2005
Title:
SELECTABLE INVERSION OF DIFFERENTIAL INPUT AND/OR OUTPUT PINS IN PROGRAMMABLE LOGIC DEVICES
98
Patent #:
Issue Dt:
07/24/2007
Application #:
11059929
Filing Dt:
02/16/2005
Title:
METHOD AND SYSTEM FOR USING BOUNDARY SCAN IN A PROGRAMMABLE LOGIC DEVICE
99
Patent #:
Issue Dt:
09/18/2007
Application #:
11060925
Filing Dt:
02/18/2005
Title:
ELECTRICALLY-PROGRAMMABLE INTEGRATED CIRCUIT ANTIFUSES
100
Patent #:
Issue Dt:
06/12/2007
Application #:
11081870
Filing Dt:
03/15/2005
Title:
METHOD AND APPARATUS FOR ACCESSING CONTENTS OF MEMORY CELLS
Assignor
1
Exec Dt:
07/18/2022
Assignee
1
BLANCHARDSTOWN CORPORATE PARK 2
PLAZA 255, SUITE 2A
DUBLIN, IRELAND D15 YH6H
Correspondence name and address
TAHOE RESEARCH, LTD.
BLANCHARDSTOWN CORPORATE PARK 2
PLAZA 255, SUITE 2A
DUBLIN, D15 YH6H IRELAND

Search Results as of: 05/29/2024 04:04 PM
If you have any comments or questions concerning the data displayed, contact PRD / Assignments at 571-272-3350. v.2.6
Web interface last modified: August 25, 2017 v.2.6
| .HOME | INDEX| SEARCH | eBUSINESS | CONTACT US | PRIVACY STATEMENT