Total properties:
37
|
|
Patent #:
|
|
Issue Dt:
|
10/03/2017
|
Application #:
|
12774608
|
Filing Dt:
|
05/05/2010
|
Publication #:
|
|
Pub Dt:
|
11/10/2011
| | | | |
Title:
|
SYSTEM AND METHOD FOR LOW-LATENCY MULTIMEDIA STREAMING
|
|
|
Patent #:
|
|
Issue Dt:
|
03/01/2016
|
Application #:
|
14145374
|
Filing Dt:
|
12/31/2013
|
Publication #:
|
|
Pub Dt:
|
07/02/2015
| | | | |
Title:
|
METHOD AND SYSTEM FOR SKIPPING OVER GROUP(S) OF RULES BASED ON SKIP GROUP RULE
|
|
|
Patent #:
|
|
Issue Dt:
|
01/10/2017
|
Application #:
|
14145918
|
Filing Dt:
|
12/31/2013
|
Publication #:
|
|
Pub Dt:
|
07/02/2015
| | | | |
Title:
|
MULTI-RULE APPROACH TO ENCODING A GROUP OF RULES
|
|
|
Patent #:
|
|
Issue Dt:
|
02/23/2016
|
Application #:
|
14150550
|
Filing Dt:
|
01/08/2014
|
Publication #:
|
|
Pub Dt:
|
07/09/2015
| | | | |
Title:
|
PROCESSING REQUEST KEYS BASED ON A KEY SIZE SUPPORTED BY UNDERLYING PROCESSING ELEMENTS
|
|
|
Patent #:
|
|
Issue Dt:
|
08/30/2016
|
Application #:
|
14150572
|
Filing Dt:
|
01/08/2014
|
Publication #:
|
|
Pub Dt:
|
07/09/2015
| | | | |
Title:
|
METHOD AND APPARATUS FOR COMPILING SEARCH TREES FOR PROCESSING REQUEST KEYS BASED ON A KEY SIZE SUPPORTED BY UNDERLYING PROCESSING ELEMENTS
|
|
|
Patent #:
|
NONE
|
Issue Dt:
|
|
Application #:
|
14150602
|
Filing Dt:
|
01/08/2014
|
Publication #:
|
|
Pub Dt:
|
07/09/2015
| | | | |
Title:
|
METHODS AND SYSTEMS FOR SINGLE INSTRUCTION MULTIPLE DATA PROGRAMMABLE PACKET PARSERS
|
|
|
Patent #:
|
|
Issue Dt:
|
10/15/2019
|
Application #:
|
14150622
|
Filing Dt:
|
01/08/2014
|
Publication #:
|
|
Pub Dt:
|
07/09/2015
| | | | |
Title:
|
PACKET PARSING ENGINE
|
|
|
Patent #:
|
|
Issue Dt:
|
05/30/2017
|
Application #:
|
14150761
|
Filing Dt:
|
01/08/2014
|
Publication #:
|
|
Pub Dt:
|
07/09/2015
| | | | |
Title:
|
CONDITION CODE APPROACH FOR COMPARING RULE AND PACKET DATA THAT ARE PROVIDED IN PORTIONS
|
|
|
Patent #:
|
|
Issue Dt:
|
05/09/2017
|
Application #:
|
14152817
|
Filing Dt:
|
01/10/2014
|
Publication #:
|
|
Pub Dt:
|
07/16/2015
| | | | |
Title:
|
BLOCK MASK REGISTER KEY PROCESSING BY COMPILING DATA STRUCTURES TO TRAVERSE RULES AND CREATING A NEW RULE SET
|
|
|
Patent #:
|
NONE
|
Issue Dt:
|
|
Application #:
|
14170955
|
Filing Dt:
|
02/03/2014
|
Publication #:
|
|
Pub Dt:
|
08/06/2015
| | | | |
Title:
|
METHOD AND AN APPARATUS FOR WORK PACKET QUEUING, SCHEDULING, AND ORDERING WITH CONFLICT QUEUING
|
|
|
Patent #:
|
|
Issue Dt:
|
05/14/2019
|
Application #:
|
14542298
|
Filing Dt:
|
11/14/2014
|
Publication #:
|
|
Pub Dt:
|
05/19/2016
| | | | |
Title:
|
METHOD AND APPARATUS FOR PERFORMING A WEIGHTED QUEUE SCHEDULING USING A SET OF FAIRNESS FACTORS
|
|
|
Patent #:
|
|
Issue Dt:
|
10/23/2018
|
Application #:
|
14542350
|
Filing Dt:
|
11/14/2014
|
Publication #:
|
|
Pub Dt:
|
05/19/2016
| | | | |
Title:
|
PACKET SCHEDULING USING HIERARCHICAL SCHEDULING PROCESS
|
|
|
Patent #:
|
|
Issue Dt:
|
10/15/2019
|
Application #:
|
14542393
|
Filing Dt:
|
11/14/2014
|
Publication #:
|
|
Pub Dt:
|
05/19/2016
| | | | |
Title:
|
PACKET SCHEDULING USING HIERARCHICAL SCHEDULING PROCESS WITH PRIORITY PROPAGATION
|
|
|
Patent #:
|
|
Issue Dt:
|
03/21/2017
|
Application #:
|
14634446
|
Filing Dt:
|
02/27/2015
|
Publication #:
|
|
Pub Dt:
|
08/04/2016
| | | | |
Title:
|
AUTOMATED FLIP-FLOP INSERTIONS IN PHYSICAL DESIGN WITHOUT PERTURBATION OF ROUTING
|
|
|
Patent #:
|
|
Issue Dt:
|
03/21/2017
|
Application #:
|
14664680
|
Filing Dt:
|
03/20/2015
|
Publication #:
|
|
Pub Dt:
|
09/22/2016
| | | | |
Title:
|
REPEATER INSERTIONS PROVIDING REDUCED ROUTING PERTURBATION CAUSED BY FLIP-FLOP INSERTIONS
|
|
|
Patent #:
|
|
Issue Dt:
|
02/18/2020
|
Application #:
|
14671900
|
Filing Dt:
|
03/27/2015
|
Publication #:
|
|
Pub Dt:
|
09/29/2016
| | | | |
Title:
|
METHOD AND APPARATUS FOR BYPASS ROUTING OF MULTICAST DATA PACKETS AND AVOIDING REPLICATION TO REDUCE OVERALL SWITCH LATENCY
|
|
|
Patent #:
|
|
Issue Dt:
|
01/17/2017
|
Application #:
|
14675307
|
Filing Dt:
|
03/31/2015
|
Publication #:
|
|
Pub Dt:
|
10/06/2016
| | | | |
Title:
|
IDENTIFYING INVERSION ERROR IN LOGIC EQUIVALENCE CHECK
|
|
|
Patent #:
|
|
Issue Dt:
|
05/28/2019
|
Application #:
|
14675342
|
Filing Dt:
|
03/31/2015
|
Publication #:
|
|
Pub Dt:
|
10/06/2016
| | | | |
Title:
|
APPROACH FOR CHIP-LEVEL FLOP INSERTION AND VERIFICATION BASED ON LOGIC INTERFACE DEFINITION
|
|
|
Patent #:
|
|
Issue Dt:
|
10/17/2017
|
Application #:
|
14675356
|
Filing Dt:
|
03/31/2015
|
Publication #:
|
|
Pub Dt:
|
03/09/2017
| | | | |
Title:
|
DETERMINATION OF FLIP-FLOP COUNT IN PHYSICAL DESIGN
|
|
|
Patent #:
|
|
Issue Dt:
|
11/03/2020
|
Application #:
|
14675403
|
Filing Dt:
|
03/31/2015
|
Publication #:
|
|
Pub Dt:
|
10/06/2016
| | | | |
Title:
|
APPROACH FOR LOGIC SIGNAL GROUPING AND RTL GENERATION USING XML
|
|
|
Patent #:
|
|
Issue Dt:
|
11/19/2019
|
Application #:
|
14675450
|
Filing Dt:
|
03/31/2015
|
Publication #:
|
|
Pub Dt:
|
10/06/2016
| | | | |
Title:
|
METHOD AND APPARATUS FOR USING MULTIPLE LINKED MEMORY LISTS
|
|
|
Patent #:
|
|
Issue Dt:
|
11/17/2020
|
Application #:
|
14940538
|
Filing Dt:
|
11/13/2015
|
Publication #:
|
|
Pub Dt:
|
05/19/2016
| | | | |
Title:
|
CARRY CHAIN FOR SIMD OPERATIONS
|
|
|
Patent #:
|
|
Issue Dt:
|
10/20/2020
|
Application #:
|
14940585
|
Filing Dt:
|
11/13/2015
|
Publication #:
|
|
Pub Dt:
|
05/19/2016
| | | | |
Title:
|
IMPLEMENTING 128-BIT SIMD OPERATIONS ON A 64-BIT DATAPATH
|
|
|
Patent #:
|
|
Issue Dt:
|
07/11/2017
|
Application #:
|
14940679
|
Filing Dt:
|
11/13/2015
|
Publication #:
|
|
Pub Dt:
|
05/19/2016
| | | | |
Title:
|
METHOD AND SYSTEM FOR COMPRESSING DATA FOR A TRANSLATION LOOK ASIDE BUFFER (TLB)
|
|
|
Patent #:
|
|
Issue Dt:
|
09/18/2018
|
Application #:
|
14940982
|
Filing Dt:
|
11/13/2015
|
Publication #:
|
|
Pub Dt:
|
05/19/2016
| | | | |
Title:
|
APPROACH FOR INTERFACING A PIPELINE WITH TWO OR MORE INTERFACES IN A PROCESSOR
|
|
|
Patent #:
|
|
Issue Dt:
|
06/13/2017
|
Application #:
|
14941082
|
Filing Dt:
|
11/13/2015
|
Publication #:
|
|
Pub Dt:
|
05/19/2016
| | | | |
Title:
|
DISTRIBUTING RESOURCE REQUESTS IN A COMPUTING SYSTEM
|
|
|
Patent #:
|
|
Issue Dt:
|
05/28/2019
|
Application #:
|
14941182
|
Filing Dt:
|
11/13/2015
|
Publication #:
|
|
Pub Dt:
|
05/19/2016
| | | | |
Title:
|
SHARING RESOURCES IN A MULTI-CONTEXT COMPUTING SYSTEM
|
|
|
Patent #:
|
|
Issue Dt:
|
09/26/2017
|
Application #:
|
15598719
|
Filing Dt:
|
05/18/2017
|
Publication #:
|
|
Pub Dt:
|
09/07/2017
| | | | |
Title:
|
METHOD AND SYSTEM FOR COMPRESSING DATA FOR A TRANSLATION LOOK ASIDE BUFFER (TLB)
|
|
|
Patent #:
|
|
Issue Dt:
|
12/08/2020
|
Application #:
|
15608852
|
Filing Dt:
|
05/30/2017
|
Publication #:
|
|
Pub Dt:
|
12/06/2018
| | | | |
Title:
|
FLOWLET SCHEDULER FOR MULTICORE NETWORK PROCESSORS
|
|
|
Patent #:
|
|
Issue Dt:
|
04/26/2022
|
Application #:
|
15875611
|
Filing Dt:
|
01/19/2018
|
Publication #:
|
|
Pub Dt:
|
07/25/2019
| | | | |
Title:
|
ISSUING INSTRUCTIONS BASED ON RESOURCE CONFLICT CONSTRAINTS IN MICROPORCESSOR
|
|
|
Patent #:
|
|
Issue Dt:
|
12/01/2020
|
Application #:
|
15894732
|
Filing Dt:
|
02/12/2018
|
Publication #:
|
|
Pub Dt:
|
12/13/2018
| | | | |
Title:
|
TIMESTAMP-BASED PACKET SWITCHING USING A TRIE DATA STRUCTURE
|
|
|
Patent #:
|
|
Issue Dt:
|
05/12/2020
|
Application #:
|
15934804
|
Filing Dt:
|
03/23/2018
|
Publication #:
|
|
Pub Dt:
|
09/26/2019
| | | | |
Title:
|
EXTERNAL DQS BI-DIRECTIONAL LOOPBACK WITH USE OF FEED FORWARD EQUALIZATION PATH
|
|
|
Patent #:
|
|
Issue Dt:
|
09/17/2019
|
Application #:
|
16039922
|
Filing Dt:
|
07/19/2018
|
Title:
|
WRITE AND READ COMMON LEVELING FOR 4-BIT WIDE DRAMS
|
|
|
Patent #:
|
|
Issue Dt:
|
12/03/2019
|
Application #:
|
16040249
|
Filing Dt:
|
07/19/2018
|
Title:
|
WRITE AND READ COMMON LEVELING FOR 4-BIT WIDE DRAMS
|
|
|
Patent #:
|
|
Issue Dt:
|
06/30/2020
|
Application #:
|
16054627
|
Filing Dt:
|
08/03/2018
|
Publication #:
|
|
Pub Dt:
|
02/06/2020
| | | | |
Title:
|
VOQ-BASED NETWORK SWITCH ARCHITECTURE USING MULTI-STAGE ARBITRATION FABRIC SCHEDULER
|
|
|
Patent #:
|
|
Issue Dt:
|
06/16/2020
|
Application #:
|
16115117
|
Filing Dt:
|
08/28/2018
|
Publication #:
|
|
Pub Dt:
|
03/05/2020
| | | | |
Title:
|
COMPRESSING LIKE MAGNITUDE PARTIAL PRODUCTS IN MULTIPLY ACCUMULATION
|
|
|
Patent #:
|
|
Issue Dt:
|
02/11/2020
|
Application #:
|
16128369
|
Filing Dt:
|
09/11/2018
|
Title:
|
METHODS AND SYSTEMS FOR DISTRIBUTING MEMORY REQUESTS
|
|