skip navigationU S P T O SealUnited States Patent and Trademark Office AOTW logo
Home|Site Index|Search|Guides|Contacts|eBusiness|eBiz alerts|News|Help
Assignments on the Web > Patent Query
Patent Assignment Details
NOTE:Results display only for issued patents and published applications. For pending or abandoned applications please consult USPTO staff.

Reel/Frame:048844/0693   Pages: 9
Recorded: 04/10/2019
Attorney Dkt #:100100.010001
Conveyance: SECURITY INTEREST (SEE DOCUMENT FOR DETAILS).
Total properties: 29
1
Patent #:
6725402
Issue Dt:
04/20/2004
Application #:
09629073
Filing Dt:
07/31/2000
Title:
METHOD AND APPARATUS FOR FAULT DETECTION OF A PROCESSING TOOL AND CONTROL THEREOF USING AN ADVANCED PROCESS CONTROL (APC) FRAMEWORK
2
Patent #:
6351684
Issue Dt:
02/26/2002
Application #:
09665646
Filing Dt:
09/19/2000
Title:
Mask identification database server
3
Patent #:
6665065
Issue Dt:
12/16/2003
Application #:
09829195
Filing Dt:
04/09/2001
Title:
DEFECT DETECTION IN PELLICIZED RETICLES VIA EXPOSURE AT SHORT WAVELENGTHS
4
Patent #:
6458605
Issue Dt:
10/01/2002
Application #:
09894546
Filing Dt:
06/28/2001
Title:
METHOD AND APPARATUS FOR CONTROLLING PHOTOLITHOGRAPHY OVERLAY REGISTRATION
5
Patent #:
7162326
Issue Dt:
01/09/2007
Application #:
10010412
Filing Dt:
12/07/2001
Title:
MASK IDENTIFICATION DATABASE SERVER
6
Patent #:
6660651
Issue Dt:
12/09/2003
Application #:
10010463
Filing Dt:
11/08/2001
Title:
ADJUSTABLE WAFER STAGE, AND A METHOD AND SYSTEM FOR PERFORMING PROCESS OPERATIONS USING SAME
7
Patent #:
6737208
Issue Dt:
05/18/2004
Application #:
10022488
Filing Dt:
12/17/2001
Title:
METHOD AND APPARATUS FOR CONTROLLING PHOTOLITHOGRAPHY OVERLAY REGISTRATION INCORPORATING FEEDFORWARD OVERLAY INFORMATION
8
Patent #:
6555879
Issue Dt:
04/29/2003
Application #:
10044247
Filing Dt:
01/11/2002
Title:
SOI DEVICE WITH METAL SOURCE/DRAIN AND METHOD OF FABRICATION
9
Patent #:
6907305
Issue Dt:
06/14/2005
Application #:
10135145
Filing Dt:
04/30/2002
Publication #:
US20040243266
Pub Dt:
12/02/2004
Title:
AGENT REACTIVE SCHEDULING IN AN AUTOMATED MANUFACTURING ENVIRONMENT
10
Patent #:
6925347
Issue Dt:
08/02/2005
Application #:
10223174
Filing Dt:
08/19/2002
Title:
PROCESS CONTROL BASED ON AN ESTIMATED PROCESS RESULT
11
Patent #:
7581140
Issue Dt:
08/25/2009
Application #:
10323529
Filing Dt:
12/18/2002
Title:
INITIATING TEST RUNS BASED ON FAULT DETECTION RESULTS
12
Patent #:
7080330
Issue Dt:
07/18/2006
Application #:
10379738
Filing Dt:
03/05/2003
Title:
CONCURRENT MEASUREMENT OF CRITICAL DIMENSION AND OVERLAY IN SEMICONDUCTOR MANUFACTURING
13
Patent #:
6836691
Issue Dt:
12/28/2004
Application #:
10427620
Filing Dt:
05/01/2003
Title:
METHOD AND APPARATUS FOR FILTERING METROLOGY DATA BASED ON COLLECTION PURPOSE
14
Patent #:
7005376
Issue Dt:
02/28/2006
Application #:
10615086
Filing Dt:
07/07/2003
Publication #:
US20050006705
Pub Dt:
01/13/2005
Title:
ULTRA-UNIFORM SILICIDES IN INTEGRATED CIRCUIT TECHNOLOGY
15
Patent #:
6914277
Issue Dt:
07/05/2005
Application #:
10674400
Filing Dt:
10/01/2003
Title:
MERGED FINFET P-CHANNEL/N-CHANNEL PAIR
16
Patent #:
6897075
Issue Dt:
05/24/2005
Application #:
10778411
Filing Dt:
02/13/2004
Publication #:
US20040159397
Pub Dt:
08/19/2004
Title:
METHOD AND APPARATUS FOR CONTROLLING PHOTOLITHOGRAPHY OVERLAY REGISTRATION INCORPORATING FEEDFORWARD OVERLAY INFORMATION
17
Patent #:
7666735
Issue Dt:
02/23/2010
Application #:
11053935
Filing Dt:
02/10/2005
Title:
METHOD FOR FORMING SEMICONDUCTOR DEVICES WITH ACTIVE SILICON HEIGHT VARIATION
18
Patent #:
7763532
Issue Dt:
07/27/2010
Application #:
11145905
Filing Dt:
06/06/2005
Publication #:
US20060094215
Pub Dt:
05/04/2006
Title:
TECHNIQUE FOR FORMING A DIELECTRIC ETCH STOP LAYER ABOVE A STRUCTURE INCLUDING CLOSELY SPACED LINES
19
Patent #:
6968248
Issue Dt:
11/22/2005
Application #:
11151098
Filing Dt:
06/13/2005
Publication #:
US20050256598
Pub Dt:
11/17/2005
Title:
AGENT REACTIVE SCHEDULING IN AN AUTOMATED MANUFACTURING ENVIRONMENT
20
Patent #:
7307322
Issue Dt:
12/11/2007
Application #:
11252493
Filing Dt:
10/17/2005
Publication #:
US20060267107
Pub Dt:
11/30/2006
Title:
ULTRA-UNIFORM SILICIDE SYSTEM IN INTEGRATED CIRCUIT TECHNOLOGY
21
Patent #:
7546177
Issue Dt:
06/09/2009
Application #:
11535327
Filing Dt:
09/26/2006
Publication #:
US20070156274
Pub Dt:
07/05/2007
Title:
AUTOMATED STATE ESTIMATION SYSTEM FOR CLUSTER TOOLS AND A METHOD OF OPERATING THE SAME
22
Patent #:
7629211
Issue Dt:
12/08/2009
Application #:
11684211
Filing Dt:
03/09/2007
Publication #:
US20080026531
Pub Dt:
01/31/2008
Title:
FIELD EFFECT TRANSISTOR AND METHOD OF FORMING A FIELD EFFECT TRANSISTOR
23
Patent #:
7932166
Issue Dt:
04/26/2011
Application #:
11693215
Filing Dt:
03/29/2007
Publication #:
US20080054314
Pub Dt:
03/06/2008
Title:
FIELD EFFECT TRANSISTOR HAVING A STRESSED CONTACT ETCH STOP LAYER WITH REDUCED CONFORMALITY
24
Patent #:
7829889
Issue Dt:
11/09/2010
Application #:
11875535
Filing Dt:
10/19/2007
Publication #:
US20080237588
Pub Dt:
10/02/2008
Title:
METHOD AND SEMICONDUCTOR STRUCTURE FOR MONITORING ETCH CHARACTERISTICS DURING FABRICATION OF VIAS OF INTERCONNECT STRUCTURES
25
Patent #:
8003459
Issue Dt:
08/23/2011
Application #:
12691477
Filing Dt:
01/21/2010
Publication #:
US20100151660
Pub Dt:
06/17/2010
Title:
METHOD FOR FORMING SEMICONDUCTOR DEVICES WITH ACTIVE SILICON HEIGHT VARIATION
26
Patent #:
8114688
Issue Dt:
02/14/2012
Application #:
12894414
Filing Dt:
09/30/2010
Publication #:
US20110020958
Pub Dt:
01/27/2011
Title:
METHOD AND SEMICONDUCTOR STRUCTURE FOR MONITORING ETCH CHARACTERISTICS DURING FABRICATION OF VIAS OF INTERCONNECT STRUCTURES
27
Patent #:
8263453
Issue Dt:
09/11/2012
Application #:
13184050
Filing Dt:
07/15/2011
Publication #:
US20110272791
Pub Dt:
11/10/2011
Title:
METHOD FOR FORMING SEMICONDUCTOR DEVICES WITH ACTIVE SILICON HEIGHT VARIATION
28
Patent #:
8497556
Issue Dt:
07/30/2013
Application #:
13607023
Filing Dt:
09/07/2012
Publication #:
US20120326279
Pub Dt:
12/27/2012
Title:
SEMICONDUCTOR DEVICES WITH ACTIVE SEMICONDUCTOR HEIGHT VARIATION
29
Patent #:
NONE
Issue Dt:
Application #:
13913144
Filing Dt:
06/07/2013
Publication #:
US20130270680
Pub Dt:
10/17/2013
Title:
METHOD FOR FORMING SEMICONDUCTOR DEVICES WITH ACTIVE SILICON HEIGHT VARIATION
Assignor
1
ADVANCED MICRO DEVICES, INC.
Exec Dt:
03/15/2019
Assignee
1
FULLBRITE CAPITAL PARTNERS, LLC
121 W. LONG LAKE ROAD
SUITE 300
BLOOMFIELD HILLS, MICHIGAN 48304
Correspondence name and address
CHRISTOPHER J. RECKAMP
311 S. WACKER DRIVE
FAEGRE BAKER DANIELS LLP
CHICAGO, IL 60606

Search Results as of: 06/19/2024 06:32 AM
If you have any comments or questions concerning the data displayed, contact PRD / Assignments at 571-272-3350. v.2.6
Web interface last modified: August 25, 2017 v.2.6
| .HOME | INDEX| SEARCH | eBUSINESS | CONTACT US | PRIVACY STATEMENT