Patent Assignment Details
NOTE:Results display only for issued patents and published applications.
For pending or abandoned applications please consult USPTO staff.
|
| Reel/Frame: | 006716/0701 | |
| Pages: | 2 |
| | Recorded: | 09/14/1993 | | |
| Conveyance: | ASSIGNMENT OF ASSIGNORS INTEREST (SEE DOCUMENT FOR DETAILS). |
|
|
Total properties:
1
|
|
|
|
Patent #:
|
|
Issue Dt:
|
09/05/1995
|
Application #:
|
08088151
|
Filing Dt:
|
07/06/1993
|
|
Title:
|
TRANSPARENTLY INSERTING WAIT STATES INTO MEMORY ACCESSES WHEN MICROPROCESSOR IS PERFORMING IN-CIRCUIT EMULATION
|
|
|
Assignee
|
|
|
|
|
| 2200 MISSION COLLEGE BOULEVARD |
| SANTA CLARA, CALIFORNIA 95052 |
|
|
Correspondence name and address
|
| |
BRADLEY J. BEREZNAK
|
| |
12400 WILSHIRE BOULEVARD, 7TH FLOOR
|
| |
LOS ANGELES, CALIFORNIA 90025
|
Search Results as of:
06/21/2024 12:46 PM
If you have any comments or questions concerning the data displayed,
contact
PRD / Assignments at 571-272-3350. v.2.6
Web interface last modified:
August 25, 2017 v.2.6
|
