Patent Assignment Details
NOTE:Results display only for issued patents and published applications.
For pending or abandoned applications please consult USPTO staff.
|
Reel/Frame: | 010143/0705 | |
| Pages: | 4 |
| | Recorded: | 07/30/1999 | | |
Conveyance: | ASSIGNMENT OF ASSIGNORS INTEREST (SEE DOCUMENT FOR DETAILS). |
|
Total properties:
1
|
|
Patent #:
|
|
Issue Dt:
|
10/21/2003
|
Application #:
|
09364832
|
Filing Dt:
|
07/30/1999
|
Title:
|
COMPONENT LEVEL, CPU-TESTABLE, MULTI-CHIP PACKAGE USING GRID ARRAYS
|
|
Assignee
|
|
|
MS PALO1-521 |
901 SAN ANTONIO ROAD |
PALO ALTO, CALIFORNIA 94303 |
|
Correspondence name and address
|
|
SABATH & TRUONG
|
|
JOHN F. SCHIPPER
|
|
111 NORTH MARKET STREET, SUITE 815
|
|
SAN JOSE, CA 95113
|
Search Results as of:
06/23/2024 05:35 PM
If you have any comments or questions concerning the data displayed,
contact
PRD / Assignments at 571-272-3350. v.2.6
Web interface last modified:
August 25, 2017 v.2.6
|