skip navigationU S P T O SealUnited States Patent and Trademark Office AOTW logo
Home|Site Index|Search|Guides|Contacts|eBusiness|eBiz alerts|News|Help
Assignments on the Web > Patent Query
Patent Assignment Details
NOTE:Results display only for issued patents and published applications. For pending or abandoned applications please consult USPTO staff.

Reel/Frame:030251/0718   Pages: 5
Recorded: 04/19/2013
Attorney Dkt #:TIPI 3.O-749 DIV
Conveyance: ASSIGNMENT OF ASSIGNORS INTEREST (SEE DOCUMENT FOR DETAILS).
Total properties: 1
1
Patent #:
Issue Dt:
08/07/2012
Application #:
13102522
Filing Dt:
05/06/2011
Publication #:
Pub Dt:
08/25/2011
Title:
CIRCUIT AND TECHNIQUE FOR REDUCING PARITY BIT-WIDTHS FOR CHECK BIT AND SYNDROME GENERATION FOR DATA BLOCKS THROUGH THE USE OF ADDITIONAL CHECK BITS TO INCREASE THE NUMBER OF MINIMUM WEIGHTED CODES IN THE HAMMING CODE H-MATRIX
Assignor
1
Exec Dt:
09/12/2007
Assignees
1
4815 LIST DRIVE, SUITE 109
COLORADO SPRINGS, COLORADO 80919
2
6-7-35 KITA-SHINAGAWA
SHINAGAWA-KU
TOKYO, JAPAN 141-0001
Correspondence name and address
DAVY E. ZONERAICH
LERNER, DAVID, LITTENBERG
KRUMHOLZ & MENTLIK, LLP
600 SOUTH AVENUE WEST
WESTFIELD, NJ 07090

Search Results as of: 05/30/2024 09:18 AM
If you have any comments or questions concerning the data displayed, contact PRD / Assignments at 571-272-3350. v.2.6
Web interface last modified: August 25, 2017 v.2.6
| .HOME | INDEX| SEARCH | eBUSINESS | CONTACT US | PRIVACY STATEMENT