Total properties:
185
Page
2
of
2
Pages:
1 2
|
|
Patent #:
|
|
Issue Dt:
|
04/07/2009
|
Application #:
|
11530858
|
Filing Dt:
|
09/11/2006
|
Publication #:
|
|
Pub Dt:
|
03/13/2008
| | | | |
Title:
|
MEMORY CIRCUIT, A DYNAMIC RANDOM ACCESS MEMORY, A SYSTEM COMPRISING A MEMORY AND A FLOATING POINT UNIT AND A METHOD FOR STORING DIGITAL DATA
|
|
|
Patent #:
|
|
Issue Dt:
|
08/03/2010
|
Application #:
|
11541404
|
Filing Dt:
|
09/29/2006
|
Publication #:
|
|
Pub Dt:
|
04/24/2008
| | | | |
Title:
|
METHOD OF FORMING A SEMICONDUCTOR MEMORY DEVICE AND SEMICONDUCTOR MEMORY DEVICE
|
|
|
Patent #:
|
|
Issue Dt:
|
11/10/2009
|
Application #:
|
11543306
|
Filing Dt:
|
10/04/2006
|
Publication #:
|
|
Pub Dt:
|
04/19/2007
| | | | |
Title:
|
EVALUATION CIRCUIT AND EVALUATION METHOD FOR THE ASSESSMENT OF MEMORY CELL STATES
|
|
|
Patent #:
|
|
Issue Dt:
|
11/24/2009
|
Application #:
|
11544159
|
Filing Dt:
|
10/06/2006
|
Publication #:
|
|
Pub Dt:
|
04/10/2008
| | | | |
Title:
|
SEMICONDUCTOR DEVICE INCLUDING MULTI-BIT MEMORY CELLS AND A TEMPERATURE BUDGET SENSOR
|
|
|
Patent #:
|
|
Issue Dt:
|
08/03/2010
|
Application #:
|
11549487
|
Filing Dt:
|
10/13/2006
|
Publication #:
|
|
Pub Dt:
|
04/17/2008
| | | | |
Title:
|
METHOD FOR MANUFACTURING A STRUCTURE IN A SEMICONDUCTOR DEVICE AND A STRUCTURE IN A SEMICONDUCTOR DEVICE
|
|
|
Patent #:
|
|
Issue Dt:
|
12/28/2010
|
Application #:
|
11566774
|
Filing Dt:
|
12/05/2006
|
Publication #:
|
|
Pub Dt:
|
06/05/2008
| | | | |
Title:
|
ERROR CORRECTION IN MEMORY DEVICES
|
|
|
Patent #:
|
|
Issue Dt:
|
09/29/2009
|
Application #:
|
11588591
|
Filing Dt:
|
10/27/2006
|
Publication #:
|
|
Pub Dt:
|
05/01/2008
| | | | |
Title:
|
MANUFACTURING METHOD FOR AN INTEGRATED SEMICONDUCTOR STRUCTURE
|
|
|
Patent #:
|
|
Issue Dt:
|
03/29/2011
|
Application #:
|
11588865
|
Filing Dt:
|
10/27/2006
|
Publication #:
|
|
Pub Dt:
|
05/01/2008
| | | | |
Title:
|
MODIFIABLE GATE STACK MEMORY ELEMENT
|
|
|
Patent #:
|
|
Issue Dt:
|
11/09/2010
|
Application #:
|
11589986
|
Filing Dt:
|
10/31/2006
|
Publication #:
|
|
Pub Dt:
|
05/01/2008
| | | | |
Title:
|
SOLDER PILLAR BUMPING AND A METHOD OF MAKING THE SAME
|
|
|
Patent #:
|
|
Issue Dt:
|
11/17/2009
|
Application #:
|
11600354
|
Filing Dt:
|
11/16/2006
|
Publication #:
|
|
Pub Dt:
|
05/22/2008
| | | | |
Title:
|
SYSTEM THAT PREVENTS REDUCTION IN DATA RETENTION
|
|
|
Patent #:
|
|
Issue Dt:
|
12/16/2008
|
Application #:
|
11607518
|
Filing Dt:
|
12/01/2006
|
Publication #:
|
|
Pub Dt:
|
09/04/2008
| | | | |
Title:
|
OUTPUT DRIVER
|
|
|
Patent #:
|
|
Issue Dt:
|
08/19/2008
|
Application #:
|
11612541
|
Filing Dt:
|
12/19/2006
|
Publication #:
|
|
Pub Dt:
|
06/19/2008
| | | | |
Title:
|
DIE AND WAFER FAILURE CLASSIFICATION SYSTEM AND METHOD
|
|
|
Patent #:
|
|
Issue Dt:
|
07/14/2009
|
Application #:
|
11638310
|
Filing Dt:
|
12/12/2006
|
Publication #:
|
|
Pub Dt:
|
10/04/2007
| | | | |
Title:
|
ARRANGEMENT OF SEMICONDUCTOR MEMORY DEVICES AND SEMICONDUCTOR MEMORY MODULE COMPRISING AN ARRANGEMENT OF SEMICONDUCTOR MEMORY DEVICES
|
|
|
Patent #:
|
|
Issue Dt:
|
06/02/2009
|
Application #:
|
11638766
|
Filing Dt:
|
12/14/2006
|
Publication #:
|
|
Pub Dt:
|
07/05/2007
| | | | |
Title:
|
MEASURING METHOD FOR A SEMICONDUCTOR MEMORY, AND SEMICONDUCTOR MEMORY
|
|
|
Patent #:
|
|
Issue Dt:
|
05/29/2012
|
Application #:
|
11640065
|
Filing Dt:
|
12/15/2006
|
Publication #:
|
|
Pub Dt:
|
06/19/2008
| | | | |
Title:
|
PHASE CHANGE RANDOM ACCESS MEMORY DEVICE WITH TRANSISTOR, AND METHOD FOR FABRICATING A MEMORY DEVICE
|
|
|
Patent #:
|
|
Issue Dt:
|
09/13/2011
|
Application #:
|
11643438
|
Filing Dt:
|
12/21/2006
|
Publication #:
|
|
Pub Dt:
|
06/26/2008
| | | | |
Title:
|
PILLAR PHASE CHANGE MEMORY CELL
|
|
|
Patent #:
|
|
Issue Dt:
|
04/07/2009
|
Application #:
|
11650244
|
Filing Dt:
|
01/05/2007
|
Publication #:
|
|
Pub Dt:
|
12/06/2007
| | | | |
Title:
|
HIGH DENSITY MEMORY ARRAY FOR LOW POWER APPLICATION
|
|
|
Patent #:
|
|
Issue Dt:
|
06/15/2010
|
Application #:
|
11653312
|
Filing Dt:
|
01/16/2007
|
Publication #:
|
|
Pub Dt:
|
07/17/2008
| | | | |
Title:
|
METHOD AND DEVICE FOR DETERMINING TRIM SOLUTION
|
|
|
Patent #:
|
|
Issue Dt:
|
02/23/2010
|
Application #:
|
11655583
|
Filing Dt:
|
01/19/2007
|
Publication #:
|
|
Pub Dt:
|
07/24/2008
| | | | |
Title:
|
DEPOSITION METHOD FOR A TRANSITION-METAL-CONTAINING DIELECTRIC
|
|
|
Patent #:
|
|
Issue Dt:
|
10/21/2008
|
Application #:
|
11657407
|
Filing Dt:
|
01/24/2007
|
Publication #:
|
|
Pub Dt:
|
08/23/2007
| | | | |
Title:
|
SEMICONDUCTOR COMPONENT COMPRISING AN INTEGRATED SEMICONDUCTOR CHIP AND A CHIP HOUSING, AND ELECTRONIC DEVICE
|
|
|
Patent #:
|
|
Issue Dt:
|
01/05/2010
|
Application #:
|
11668565
|
Filing Dt:
|
01/30/2007
|
Publication #:
|
|
Pub Dt:
|
08/23/2007
| | | | |
Title:
|
METHOD FOR PRODUCING A MASK FOR THE LITHOGRAPHIC PROJECTION OF A PATTERN ONTO A SUBSTRATE
|
|
|
Patent #:
|
|
Issue Dt:
|
09/27/2011
|
Application #:
|
11668849
|
Filing Dt:
|
01/30/2007
|
Publication #:
|
|
Pub Dt:
|
08/02/2007
| | | | |
Title:
|
INTEGRATED CIRCUIT FOR RECEIVING DATA
|
|
|
Patent #:
|
|
Issue Dt:
|
03/16/2010
|
Application #:
|
11669500
|
Filing Dt:
|
01/31/2007
|
Publication #:
|
|
Pub Dt:
|
02/07/2008
| | | | |
Title:
|
METHOD OF REMOVING REFRACTORY METAL LAYERS AND OF SILICIDING CONTACT AREAS
|
|
|
Patent #:
|
|
Issue Dt:
|
06/29/2010
|
Application #:
|
11669848
|
Filing Dt:
|
01/31/2007
|
Publication #:
|
|
Pub Dt:
|
07/31/2008
| | | | |
Title:
|
ASYNCHRONOUS DATA TRANSMISSION
|
|
|
Patent #:
|
|
Issue Dt:
|
10/28/2008
|
Application #:
|
11669959
|
Filing Dt:
|
02/01/2007
|
Publication #:
|
|
Pub Dt:
|
08/09/2007
| | | | |
Title:
|
INTEGRATED SEMICONDUCTOR MEMORY DEVICES WITH GENERATION OF VOLTAGES
|
|
|
Patent #:
|
|
Issue Dt:
|
11/16/2010
|
Application #:
|
11674164
|
Filing Dt:
|
02/13/2007
|
Publication #:
|
|
Pub Dt:
|
08/14/2008
| | | | |
Title:
|
3-D CHANNEL FIELD-EFFECT TRANSISTOR, MEMORY CELL AND INTEGRATED CIRCUIT
|
|
|
Patent #:
|
|
Issue Dt:
|
05/19/2009
|
Application #:
|
11679609
|
Filing Dt:
|
02/27/2007
|
Publication #:
|
|
Pub Dt:
|
08/30/2007
| | | | |
Title:
|
MEMORY ARRANGEMENT
|
|
|
Patent #:
|
|
Issue Dt:
|
07/06/2010
|
Application #:
|
11684533
|
Filing Dt:
|
03/09/2007
|
Publication #:
|
|
Pub Dt:
|
09/27/2007
| | | | |
Title:
|
INTEGRATED DEVICE FOR SIMPLIFIED PARALLEL TESTING, TEST BOARD FOR TESTING A PLURALITY OF INTEGRATED DEVICES, AND TEST SYSTEM AND TESTER UNIT
|
|
|
Patent #:
|
|
Issue Dt:
|
08/18/2009
|
Application #:
|
11686211
|
Filing Dt:
|
03/14/2007
|
Publication #:
|
|
Pub Dt:
|
09/18/2008
| | | | |
Title:
|
INTEGRATED CIRCUITS, METHODS FOR MANUFACTURING INTEGRATED CIRCUITS, INTEGRATED MEMORY ARRAYS
|
|
|
Patent #:
|
|
Issue Dt:
|
08/17/2010
|
Application #:
|
11687426
|
Filing Dt:
|
03/16/2007
|
Publication #:
|
|
Pub Dt:
|
12/13/2007
| | | | |
Title:
|
METHODS FOR FORMING AN INTEGRATED CIRCUIT, INCLUDING OPENINGS IN A MOLD LAYER FROM NANOWIRES OR NANOTUBES
|
|
|
Patent #:
|
|
Issue Dt:
|
05/19/2009
|
Application #:
|
11700547
|
Filing Dt:
|
01/31/2007
|
Publication #:
|
|
Pub Dt:
|
07/31/2008
| | | | |
Title:
|
SEMICONDUCTOR DEVICE, METHOD FOR MANUFACTURING A SEMICONDUCTOR DEVICE AND MASK FOR MANUFACTURING A SEMICONDUCTOR DEVICE
|
|
|
Patent #:
|
|
Issue Dt:
|
02/22/2011
|
Application #:
|
11708757
|
Filing Dt:
|
02/20/2007
|
Publication #:
|
|
Pub Dt:
|
05/01/2008
| | | | |
Title:
|
CARBON FILAMENT MEMORY AND FABRICATION METHOD
|
|
|
Patent #:
|
|
Issue Dt:
|
05/18/2010
|
Application #:
|
11715839
|
Filing Dt:
|
03/08/2007
|
Publication #:
|
|
Pub Dt:
|
09/13/2007
| | | | |
Title:
|
INTEGRATED SEMICONDUCTOR MEMORY
|
|
|
Patent #:
|
|
Issue Dt:
|
11/16/2010
|
Application #:
|
11731763
|
Filing Dt:
|
03/30/2007
|
Publication #:
|
|
Pub Dt:
|
10/25/2007
| | | | |
Title:
|
INTEGRATED SEMICONDUCTOR MEMORY WITH GENERATION OF DATA
|
|
|
Patent #:
|
|
Issue Dt:
|
12/15/2009
|
Application #:
|
11735928
|
Filing Dt:
|
04/16/2007
|
Publication #:
|
|
Pub Dt:
|
10/25/2007
| | | | |
Title:
|
MEMORY DEVICE AND METHOD OF OPERATING SUCH
|
|
|
Patent #:
|
|
Issue Dt:
|
02/16/2010
|
Application #:
|
11735971
|
Filing Dt:
|
04/16/2007
|
Publication #:
|
|
Pub Dt:
|
12/06/2007
| | | | |
Title:
|
MEMORY DEVICE, MEMORY SYSTEM AND METHOD OF OPERATING SUCH
|
|
|
Patent #:
|
|
Issue Dt:
|
05/22/2012
|
Application #:
|
11737108
|
Filing Dt:
|
04/18/2007
|
Publication #:
|
|
Pub Dt:
|
10/25/2007
| | | | |
Title:
|
MEMORY CIRCUIT HAVING MEMORY CHIPS PARALLEL CONNECTED TO PORTS AND CORRESPONDING PRODUCTION METHOD
|
|
|
Patent #:
|
|
Issue Dt:
|
12/13/2011
|
Application #:
|
11740762
|
Filing Dt:
|
04/26/2007
|
Publication #:
|
|
Pub Dt:
|
02/05/2009
| | | | |
Title:
|
MEMORY-MODULE CONTROLLER, MEMORY CONTROLLER AND CORRESPONDING MEMORY ARRANGEMENT, AND ALSO METHOD FOR ERROR CORRECTION
|
|
|
Patent #:
|
|
Issue Dt:
|
01/04/2011
|
Application #:
|
11742577
|
Filing Dt:
|
04/30/2007
|
Publication #:
|
|
Pub Dt:
|
11/08/2007
| | | | |
Title:
|
DATA RECEIVER WITH CLOCK RECOVERY CIRCUIT
|
|
|
Patent #:
|
|
Issue Dt:
|
02/10/2009
|
Application #:
|
11743870
|
Filing Dt:
|
05/03/2007
|
Publication #:
|
|
Pub Dt:
|
11/15/2007
| | | | |
Title:
|
SYSTEM AND METHOD FOR PROJECTING A PATTERN FROM A MASK ONTO A SUBSTRATE
|
|
|
Patent #:
|
|
Issue Dt:
|
02/28/2012
|
Application #:
|
11745145
|
Filing Dt:
|
05/07/2007
|
Publication #:
|
|
Pub Dt:
|
02/07/2008
| | | | |
Title:
|
ELECTRICAL THROUGH CONTACT
|
|
|
Patent #:
|
|
Issue Dt:
|
12/30/2008
|
Application #:
|
11746173
|
Filing Dt:
|
05/09/2007
|
Publication #:
|
|
Pub Dt:
|
11/29/2007
| | | | |
Title:
|
INTEGRATED SEMICONDUCTOR MEMORY AND METHOD FOR OPERATING AN INTEGRATED SEMICONDUCTOR MEMORY
|
|
|
Patent #:
|
|
Issue Dt:
|
07/13/2010
|
Application #:
|
11747037
|
Filing Dt:
|
05/10/2007
|
Publication #:
|
|
Pub Dt:
|
11/13/2008
| | | | |
Title:
|
MINORITY CARRIER SINK FOR A MEMORY CELL ARRAY COMPRISING NONVOLATILE SEMICONDUCTOR MEMORY CELLS
|
|
|
Patent #:
|
|
Issue Dt:
|
03/17/2009
|
Application #:
|
11749226
|
Filing Dt:
|
05/16/2007
|
Publication #:
|
|
Pub Dt:
|
11/22/2007
| | | | |
Title:
|
INTEGRATED SEMICONDUCTOR MEMORY DEVICE WITH CLOCK GENERATION
|
|
|
Patent #:
|
|
Issue Dt:
|
07/13/2010
|
Application #:
|
11752907
|
Filing Dt:
|
05/23/2007
|
Publication #:
|
|
Pub Dt:
|
01/10/2008
| | | | |
Title:
|
MEMORY WITH AN OUTPUT REGISTER FOR TEST DATA AND PROCESS FOR TESTING A MEMORY AND MEMORY MODULE
|
|
|
Patent #:
|
|
Issue Dt:
|
08/11/2009
|
Application #:
|
11756468
|
Filing Dt:
|
05/31/2007
|
Publication #:
|
|
Pub Dt:
|
12/06/2007
| | | | |
Title:
|
INTEGRATED ELECTRICAL MODULE WITH REGULAR AND REDUNDANT ELEMENTS
|
|
|
Patent #:
|
|
Issue Dt:
|
07/12/2011
|
Application #:
|
11759446
|
Filing Dt:
|
06/07/2007
|
Publication #:
|
|
Pub Dt:
|
12/11/2008
| | | | |
Title:
|
MEMORY HAVING SHARED STORAGE MATERIAL
|
|
|
Patent #:
|
|
Issue Dt:
|
01/08/2013
|
Application #:
|
11760450
|
Filing Dt:
|
06/08/2007
|
Publication #:
|
|
Pub Dt:
|
12/13/2007
| | | | |
Title:
|
APPARATUS FOR FILTERING SIGNALS
|
|
|
Patent #:
|
|
Issue Dt:
|
02/16/2010
|
Application #:
|
11761004
|
Filing Dt:
|
06/11/2007
|
Publication #:
|
|
Pub Dt:
|
12/20/2007
| | | | |
Title:
|
MEMORY WITH CLOCK-CONTROLLED MEMORY ACCESS AND METHOD OF OPERATING THE SAME
|
|
|
Patent #:
|
|
Issue Dt:
|
03/15/2011
|
Application #:
|
11766326
|
Filing Dt:
|
06/21/2007
|
Publication #:
|
|
Pub Dt:
|
12/27/2007
| | | | |
Title:
|
METHOD FOR APPLYING SOLDER TO REDISTRIBUTION LINES
|
|
|
Patent #:
|
|
Issue Dt:
|
12/23/2008
|
Application #:
|
11766782
|
Filing Dt:
|
06/21/2007
|
Publication #:
|
|
Pub Dt:
|
01/03/2008
| | | | |
Title:
|
METHOD FOR ACCESSING A MEMORY
|
|
|
Patent #:
|
|
Issue Dt:
|
01/13/2009
|
Application #:
|
11768075
|
Filing Dt:
|
06/25/2007
|
Publication #:
|
|
Pub Dt:
|
01/03/2008
| | | | |
Title:
|
METHOD AND PROTECTIVE CIRCUIT AGAINST OVERVOLTAGE
|
|
|
Patent #:
|
|
Issue Dt:
|
04/19/2011
|
Application #:
|
11828289
|
Filing Dt:
|
07/25/2007
|
Publication #:
|
|
Pub Dt:
|
02/28/2008
| | | | |
Title:
|
INTEGRATED SEMICONDUCTOR MEMORY WITH DISTRIBUTOR LINE FOR REDUNDANT DATA LINES
|
|
|
Patent #:
|
|
Issue Dt:
|
06/01/2010
|
Application #:
|
11831557
|
Filing Dt:
|
07/31/2007
|
Publication #:
|
|
Pub Dt:
|
07/24/2008
| | | | |
Title:
|
MEMORY BUFFER FOR AN FB-DIMM
|
|
|
Patent #:
|
|
Issue Dt:
|
02/16/2010
|
Application #:
|
11832465
|
Filing Dt:
|
08/01/2007
|
Publication #:
|
|
Pub Dt:
|
03/06/2008
| | | | |
Title:
|
METHOD AND DEVICE FOR CLASSIFYING CELLS IN A LAYOUT INTO A SAME ENVIRONMENT AND THEIR USE FOR CHECKING THE LAYOUT OF AN ELECTRONIC CIRCUIT
|
|
|
Patent #:
|
|
Issue Dt:
|
08/10/2010
|
Application #:
|
11837380
|
Filing Dt:
|
08/10/2007
|
Publication #:
|
|
Pub Dt:
|
02/12/2009
| | | | |
Title:
|
INTEGRATED CIRCUIT HAVING A CELL WITH A RESISTIVITY CHANGING LAYER
|
|
|
Patent #:
|
|
Issue Dt:
|
09/28/2010
|
Application #:
|
11838553
|
Filing Dt:
|
08/14/2007
|
Publication #:
|
|
Pub Dt:
|
02/14/2008
| | | | |
Title:
|
METHOD AND DEVICE FOR HANDLING AN ARTICLE IN THE COURSE OF SEMICONDUCTOR FABRICATION
|
|
|
Patent #:
|
|
Issue Dt:
|
05/04/2010
|
Application #:
|
11844047
|
Filing Dt:
|
08/23/2007
|
Publication #:
|
|
Pub Dt:
|
03/06/2008
| | | | |
Title:
|
DEVICE FOR REFRESHING MEMORY CONTENTS
|
|
|
Patent #:
|
|
Issue Dt:
|
07/27/2010
|
Application #:
|
11851510
|
Filing Dt:
|
09/07/2007
|
Publication #:
|
|
Pub Dt:
|
03/13/2008
| | | | |
Title:
|
METHOD OF MANUFACTURING A TRANSISTOR AND MEMORY CELL ARRAY
|
|
|
Patent #:
|
|
Issue Dt:
|
10/04/2011
|
Application #:
|
11851952
|
Filing Dt:
|
09/07/2007
|
Publication #:
|
|
Pub Dt:
|
03/13/2008
| | | | |
Title:
|
MEMORY CHIP HAVING A COMPLEX TERMINATION
|
|
|
Patent #:
|
|
Issue Dt:
|
12/21/2010
|
Application #:
|
11853995
|
Filing Dt:
|
09/12/2007
|
Publication #:
|
|
Pub Dt:
|
03/13/2008
| | | | |
Title:
|
METHOD FOR PRODUCING A CIRCUIT MODULE COMPRISING AT LEAST ONE INTEGRATED CIRCUIT
|
|
|
Patent #:
|
|
Issue Dt:
|
08/11/2009
|
Application #:
|
11854463
|
Filing Dt:
|
09/12/2007
|
Publication #:
|
|
Pub Dt:
|
03/13/2008
| | | | |
Title:
|
INTEGRATED CIRCUIT FOR SAMPLING A SEQUENCE OF DATA PACKETS AT A DATA OUTPUT
|
|
|
Patent #:
|
|
Issue Dt:
|
06/08/2010
|
Application #:
|
11856621
|
Filing Dt:
|
09/17/2007
|
Publication #:
|
|
Pub Dt:
|
03/20/2008
| | | | |
Title:
|
REFRESHING THE CONTENT OF A MEMORY CELL OF A MEMORY ARRANGEMENT
|
|
|
Patent #:
|
|
Issue Dt:
|
04/07/2009
|
Application #:
|
11856892
|
Filing Dt:
|
09/18/2007
|
Publication #:
|
|
Pub Dt:
|
03/20/2008
| | | | |
Title:
|
MEMORY APPARATUS WITH A BUS ARCHITECTURE
|
|
|
Patent #:
|
|
Issue Dt:
|
01/19/2010
|
Application #:
|
11858271
|
Filing Dt:
|
09/20/2007
|
Publication #:
|
|
Pub Dt:
|
03/27/2008
| | | | |
Title:
|
DEVICE AND METHOD INCLUDING CURRENT MEASUREMENT AND/OR AMPLIFICATION
|
|
|
Patent #:
|
|
Issue Dt:
|
06/16/2009
|
Application #:
|
11859273
|
Filing Dt:
|
09/21/2007
|
Publication #:
|
|
Pub Dt:
|
03/26/2009
| | | | |
Title:
|
METHOD AND APPARATUS FOR ADJUSTING THE TIMING OF AN ELECTRONIC CIRCUIT
|
|
|
Patent #:
|
|
Issue Dt:
|
12/08/2009
|
Application #:
|
11860171
|
Filing Dt:
|
09/24/2007
|
Publication #:
|
|
Pub Dt:
|
03/27/2008
| | | | |
Title:
|
DELAY CIRCUIT
|
|
|
Patent #:
|
|
Issue Dt:
|
08/10/2010
|
Application #:
|
11864433
|
Filing Dt:
|
09/28/2007
|
Publication #:
|
|
Pub Dt:
|
04/02/2009
| | | | |
Title:
|
SEMICONDUCTOR DEVICE WITH DIFFERENT CONDUCTIVE FEATURES EMBEDDED IN A MOLD ENCLOSING A SEMICONDUCTOR DIE AND METHOD FOR MAKING SAME
|
|
|
Patent #:
|
|
Issue Dt:
|
08/02/2011
|
Application #:
|
11872403
|
Filing Dt:
|
10/15/2007
|
Publication #:
|
|
Pub Dt:
|
04/16/2009
| | | | |
Title:
|
INTEGRATED CIRCUIT INCLUDING A MEMORY MODULE HAVING A PLURALITY OF MEMORY BANKS
|
|
|
Patent #:
|
|
Issue Dt:
|
09/07/2010
|
Application #:
|
11924031
|
Filing Dt:
|
10/25/2007
|
Publication #:
|
|
Pub Dt:
|
05/01/2008
| | | | |
Title:
|
INTEGRATED CIRCUIT INCLUDING DATA SYNCHRONIZATION APPARATUS AND METHOD
|
|
|
Patent #:
|
|
Issue Dt:
|
06/12/2012
|
Application #:
|
11925547
|
Filing Dt:
|
10/26/2007
|
Publication #:
|
|
Pub Dt:
|
05/01/2008
| | | | |
Title:
|
MEMORY MODULE AND METHOD FOR OPERATING A MEMORY MODULE
|
|
|
Patent #:
|
|
Issue Dt:
|
05/11/2010
|
Application #:
|
11928790
|
Filing Dt:
|
10/30/2007
|
Publication #:
|
|
Pub Dt:
|
04/30/2009
| | | | |
Title:
|
TEST METHOD AND SEMICONDUCTOR DEVICE
|
|
|
Patent #:
|
|
Issue Dt:
|
01/25/2011
|
Application #:
|
11934644
|
Filing Dt:
|
11/02/2007
|
Publication #:
|
|
Pub Dt:
|
06/12/2008
| | | | |
Title:
|
METHOD AND APPARATUS FOR TESTING A MEMORY CHIP USING A COMMON NODE FOR MULTIPLE INPUTS AND OUTPUTS
|
|
|
Patent #:
|
|
Issue Dt:
|
11/08/2011
|
Application #:
|
11936663
|
Filing Dt:
|
11/07/2007
|
Publication #:
|
|
Pub Dt:
|
05/15/2008
| | | | |
Title:
|
WRITE ACCESS AND SUBSEQUENT READ ACCESS TO A MEMORY DEVICE
|
|
|
Patent #:
|
|
Issue Dt:
|
12/22/2009
|
Application #:
|
11955278
|
Filing Dt:
|
12/12/2007
|
Publication #:
|
|
Pub Dt:
|
06/18/2009
| | | | |
Title:
|
INTEGRATED CIRCUITS, MEMORY CONTROLLER, AND MEMORY MODULES
|
|
|
Patent #:
|
|
Issue Dt:
|
01/25/2011
|
Application #:
|
12020988
|
Filing Dt:
|
01/28/2008
|
Publication #:
|
|
Pub Dt:
|
06/19/2008
| | | | |
Title:
|
INTEGRATED CIRCUIT INCLUDING A MEMORY FABRICATED USING SELF-ALIGNED PROCESSING
|
|
|
Patent #:
|
|
Issue Dt:
|
06/22/2010
|
Application #:
|
12028513
|
Filing Dt:
|
02/08/2008
|
Publication #:
|
|
Pub Dt:
|
08/13/2009
| | | | |
Title:
|
RESISTIVE MEMORY ELEMENT AND METHOD OF FABRICATION
|
|
|
Patent #:
|
|
Issue Dt:
|
07/19/2011
|
Application #:
|
12030059
|
Filing Dt:
|
02/12/2008
|
Publication #:
|
|
Pub Dt:
|
08/13/2009
| | | | |
Title:
|
MEMORY ELEMENT WITH POSITIVE TEMPERATURE COEFFICIENT LAYER
|
|
|
Patent #:
|
|
Issue Dt:
|
05/17/2011
|
Application #:
|
12125684
|
Filing Dt:
|
05/22/2008
|
Publication #:
|
|
Pub Dt:
|
11/19/2009
| | | | |
Title:
|
SEMICONDUCTOR MEMORY AND METHOD FOR OPERATING A SEMICONDUCTOR MEMORY
|
|
|
Patent #:
|
|
Issue Dt:
|
02/01/2011
|
Application #:
|
12198005
|
Filing Dt:
|
08/25/2008
|
Publication #:
|
|
Pub Dt:
|
12/25/2008
| | | | |
Title:
|
METHOD FOR PRODUCING A DIELECTRIC INTERLAYER AND STORAGE CAPACITOR WITH SUCH A DIELECTRIC INTERLAYER
|
|
|
Patent #:
|
|
Issue Dt:
|
11/15/2011
|
Application #:
|
12206378
|
Filing Dt:
|
09/08/2008
|
Publication #:
|
|
Pub Dt:
|
01/01/2009
| | | | |
Title:
|
INTEGRATED CIRCUIT WITH MEMORY HAVING A CURRENT LIMITING SWITCH
|
|
|
Patent #:
|
|
Issue Dt:
|
02/22/2011
|
Application #:
|
12255755
|
Filing Dt:
|
10/22/2008
|
Publication #:
|
|
Pub Dt:
|
04/22/2010
| | | | |
Title:
|
METHOD AND APPARATUS FOR PERFORMING INTERNAL HIDDEN REFRESHES WHILE LATCHING READ/WRITE COMMANDS, ADDRESS AND DATA INFORMATION FOR LATER OPERATION
|
|
|
Patent #:
|
|
Issue Dt:
|
02/07/2012
|
Application #:
|
12759827
|
Filing Dt:
|
04/14/2010
|
Title:
|
SEMICONDUCTOR MEMORY MODULE, ELECTRONIC APPARATUS AND METHOD FOR OPERATING THEREOF
|
|
|
Patent #:
|
NONE
|
Issue Dt:
|
|
Application #:
|
13050645
|
Filing Dt:
|
03/17/2011
|
Publication #:
|
|
Pub Dt:
|
07/07/2011
| | | | |
Title:
|
INTEGRATED DEVICE
|
|
|
Patent #:
|
|
Issue Dt:
|
08/21/2012
|
Application #:
|
13287488
|
Filing Dt:
|
11/02/2011
|
Publication #:
|
|
Pub Dt:
|
05/03/2012
| | | | |
Title:
|
MEMORY-MODULE CONTROLLER, MEMORY CONTROLLER AND CORRESPONDING MEMORY ARRANGEMENT, AND ALSO METHOD FOR ERROR CORRECTION
|
|