skip navigationU S P T O SealUnited States Patent and Trademark Office AOTW logo
Home|Site Index|Search|Guides|Contacts|eBusiness|eBiz alerts|News|Help
Assignments on the Web > Patent Query
Patent Assignment Details
NOTE:Results display only for issued patents and published applications. For pending or abandoned applications please consult USPTO staff.

Reel/Frame:038768/0721   Pages: 6
Recorded: 05/20/2016
Attorney Dkt #:070852.000001
Conveyance: CHANGE OF NAME (SEE DOCUMENT FOR DETAILS).
Total properties: 11
1
Patent #:
NONE
Issue Dt:
Application #:
13328792
Filing Dt:
12/16/2011
Publication #:
Pub Dt:
06/20/2013
Title:
Vector Size Agnostic Single Instruction Multiple Data (SIMD) Processor Architecture
2
Patent #:
Issue Dt:
01/14/2020
Application #:
13491781
Filing Dt:
06/08/2012
Publication #:
Pub Dt:
12/12/2013
Title:
Rescheduling Threads Using Different Cores In A Multithreaded Microprocessor Having A Shared Register Pool
3
Patent #:
NONE
Issue Dt:
Application #:
13773818
Filing Dt:
02/22/2013
Publication #:
Pub Dt:
08/28/2014
Title:
Precision Exception Signaling for Multiple Data Architecture
4
Patent #:
NONE
Issue Dt:
Application #:
13774140
Filing Dt:
02/22/2013
Publication #:
Pub Dt:
08/28/2014
Title:
Deferred Saving of Registers in a Shared Register Pool for a Multithreaded Microprocessor
5
Patent #:
Issue Dt:
08/01/2017
Application #:
13781319
Filing Dt:
02/28/2013
Publication #:
Pub Dt:
08/28/2014
Title:
Way Lookahead
6
Patent #:
NONE
Issue Dt:
Application #:
13782600
Filing Dt:
03/01/2013
Publication #:
Pub Dt:
09/04/2014
Title:
Branch Target Buffer With Efficient Return Prediction Capability
7
Patent #:
NONE
Issue Dt:
Application #:
13789394
Filing Dt:
03/07/2013
Publication #:
Pub Dt:
09/11/2014
Title:
Apparatus and Method for Memory Operation Bonding
8
Patent #:
NONE
Issue Dt:
Application #:
13789427
Filing Dt:
03/07/2013
Publication #:
Pub Dt:
09/11/2014
Title:
SCHEDULING APPARATUS AND METHOD FOR WAKING UP INSTRUCTIONS BASED ON AN INSTRUCTION DEPENDENCY VECTOR AND AN INSTRUCTION PICKED VECTOR
9
Patent #:
Issue Dt:
01/21/2020
Application #:
13789467
Filing Dt:
03/07/2013
Publication #:
Pub Dt:
09/11/2014
Title:
Apparatus and Method for Bonding Branch Instruction with Architectural Delay Slot
10
Patent #:
NONE
Issue Dt:
Application #:
13828747
Filing Dt:
03/14/2013
Publication #:
Pub Dt:
09/18/2014
Title:
Superforwarding Processor
11
Patent #:
Issue Dt:
02/07/2017
Application #:
14837109
Filing Dt:
08/27/2015
Publication #:
Pub Dt:
12/24/2015
Title:
Resource Sharing Using Process Delay
Assignor
1
Exec Dt:
03/10/2014
Assignee
1
3201 SCOTT BLVD
SANTA CLARA, CALIFORNIA 95054
Correspondence name and address
VINCENT M DELUCA
1909 K ST., NW
NINTH FLOOR
WASHINGTON, DC 20006

Search Results as of: 06/24/2024 12:56 AM
If you have any comments or questions concerning the data displayed, contact PRD / Assignments at 571-272-3350. v.2.6
Web interface last modified: August 25, 2017 v.2.6
| .HOME | INDEX| SEARCH | eBUSINESS | CONTACT US | PRIVACY STATEMENT