Patent Assignment Details
NOTE:Results display only for issued patents and published applications.
For pending or abandoned applications please consult USPTO staff.
|
| Reel/Frame: | 007133/0724 | |
| Pages: | 5 |
| | Recorded: | 09/19/1994 | | |
| Conveyance: | ASSIGNMENT OF ASSIGNORS INTEREST (SEE DOCUMENT FOR DETAILS). |
|
|
Total properties:
9
|
|
|
|
Patent #:
|
|
Issue Dt:
|
02/20/1996
|
Application #:
|
07726773
|
Filing Dt:
|
07/08/1991
|
|
Title:
|
RISC MICROPROCESSOR ARCHITECTURE IMPLEMENTING MULTIPLE TYPED REGISTER SETS
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
10/05/1993
|
Application #:
|
07887511
|
Filing Dt:
|
05/22/1992
|
|
Title:
|
LOW-POWER AREA-EFFICIENT ABSOLUTE VALUE ARITHMETIC UNIT
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
05/25/1993
|
Application #:
|
07897729
|
Filing Dt:
|
06/12/1992
|
|
Title:
|
SYSTEM AND METHOD FOR REDUCING GROUND BOUNCE IN INTEGRATED CIRCUIT OUTPUT BUFFERS
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
08/31/1993
|
Application #:
|
07948687
|
Filing Dt:
|
09/22/1992
|
|
Title:
|
CROSS-POLARIZATION INTERFERENCE CANCELLER
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
08/29/1995
|
Application #:
|
07968901
|
Filing Dt:
|
10/30/1992
|
|
Title:
|
POLYGON RASTERIZATION
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
08/08/1995
|
Application #:
|
07972699
|
Filing Dt:
|
11/06/1992
|
|
Title:
|
SYSTEM AND METHOD FOR SYNCHRONIZING PROCESSORS IN A PARALLEL PROCESSING ENVIRONMENT
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
06/27/1995
|
Application #:
|
07973344
|
Filing Dt:
|
11/09/1992
|
|
Title:
|
SYSTEM AND METHOD FOR SUPPORTING CONTEXT SWITCHING WITHIN A MULTIPROCESSOR SYSTEM HAVING FUNCTIONAL BLOCKS THAT GENERATE STATE PROGRAMS WITH CODED REGISTER LOAD INSTRUCTIONS
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
03/12/1996
|
Application #:
|
07997943
|
Filing Dt:
|
12/31/1992
|
|
Title:
|
INPUT OUTPUT CONTROL UNIT HAVING DEDICATED PATHS FOR CONTROLLING THE INPUT AND OUTPUT OF DATA BETWEEN HOST PROCESSOR AND EXTERNAL DEVICE
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
02/18/1997
|
Application #:
|
07999648
|
Filing Dt:
|
12/31/1992
|
|
Title:
|
SYSTEM AND METHOD FOR ASSIGNING TAGS TO INSTRUCTIONS TO CONTROL INSTRUCTION EXECUTION
|
|
|
Assignee
|
|
|
|
|
| 4-1, NISHISHINJUKU 2-CHOME |
| SHINJUKU-KU, TOKYO-TO, JAPAN |
|
|
Correspondence name and address
|
| |
W. DOUGLAS CAROTHERS, JR.
|
| |
S-MOS SYSTEMS, INC.
|
| |
2460 NORTH FIRST ST.
|
| |
SAN JOSE, CA 95131-1002
|
Search Results as of:
05/23/2024 05:03 PM
If you have any comments or questions concerning the data displayed,
contact
PRD / Assignments at 571-272-3350. v.2.6
Web interface last modified:
August 25, 2017 v.2.6
|
