skip navigationU S P T O SealUnited States Patent and Trademark Office AOTW logo
Home|Site Index|Search|Guides|Contacts|eBusiness|eBiz alerts|News|Help
Assignments on the Web > Patent Query
Patent Assignment Details
NOTE:Results display only for issued patents and published applications. For pending or abandoned applications please consult USPTO staff.

Reel/Frame:036645/0734   Pages: 152
Recorded: 09/22/2015
Conveyance: ASSIGNMENT OF ASSIGNORS INTEREST (SEE DOCUMENT FOR DETAILS).
Total properties: 10
1
Patent #:
Issue Dt:
07/05/2016
Application #:
12962479
Filing Dt:
12/07/2010
Publication #:
Pub Dt:
03/31/2011
Title:
FLIP-CHIP PACKAGE COVERED WITH TAPE
2
Patent #:
Issue Dt:
10/18/2016
Application #:
13323538
Filing Dt:
12/12/2011
Publication #:
Pub Dt:
12/13/2012
Title:
SEMICONDUCTOR DEVICE AND FABRICATION METHOD THEREFOR
3
Patent #:
Issue Dt:
07/19/2016
Application #:
13523568
Filing Dt:
06/14/2012
Publication #:
Pub Dt:
10/04/2012
Title:
SEMICONDUCTOR DEVICE WITH STOP LAYERS AND FABRICATION METHOD USING CERIA SLURRY
4
Patent #:
Issue Dt:
10/04/2016
Application #:
14033170
Filing Dt:
09/20/2013
Publication #:
Pub Dt:
01/23/2014
Title:
DUAL STORAGE NODE MEMORY
5
Patent #:
NONE
Issue Dt:
Application #:
14102446
Filing Dt:
12/10/2013
Publication #:
Pub Dt:
06/05/2014
Title:
Memory Device Interconnects and Method of Manufacture
6
Patent #:
Issue Dt:
08/23/2016
Application #:
14153900
Filing Dt:
01/13/2014
Publication #:
Pub Dt:
05/08/2014
Title:
ELECTRICALLY PROGRAMMABLE AND ERASEABLE MEMORY DEVICE
7
Patent #:
Issue Dt:
06/14/2016
Application #:
14517470
Filing Dt:
10/17/2014
Publication #:
Pub Dt:
02/19/2015
Title:
LINE-EDGE ROUGHNESS IMPROVEMENT FOR SMALL PITCHES
8
Patent #:
Issue Dt:
11/15/2016
Application #:
14540803
Filing Dt:
11/13/2014
Publication #:
Pub Dt:
03/12/2015
Title:
SEMICONDUCTOR MEMORY DEVICE HAVING LOWERED BIT LINE RESISTANCE
9
Patent #:
Issue Dt:
12/06/2016
Application #:
14628939
Filing Dt:
02/23/2015
Publication #:
Pub Dt:
09/24/2015
Title:
SEMICONDUCTOR DEVICE AND METHOD FOR MANUFACTURING THEREOF
10
Patent #:
Issue Dt:
12/20/2016
Application #:
14630238
Filing Dt:
02/24/2015
Publication #:
Pub Dt:
06/18/2015
Title:
FRACTURED ERASE SYSTEM AND METHOD
Assignor
1
Exec Dt:
06/01/2015
Assignee
1
198 CHAMPION COURT
SAN JOSE, CALIFORNIA 95134
Correspondence name and address
CYPRESS SEMICONDUCTOR CORPORATION
198 CHAMPION COURT
SAN JOSE, CA 95134

Search Results as of: 05/30/2024 11:23 AM
If you have any comments or questions concerning the data displayed, contact PRD / Assignments at 571-272-3350. v.2.6
Web interface last modified: August 25, 2017 v.2.6
| .HOME | INDEX| SEARCH | eBUSINESS | CONTACT US | PRIVACY STATEMENT