Patent Assignment Details
NOTE:Results display only for issued patents and published applications.
For pending or abandoned applications please consult USPTO staff.
|
Reel/Frame: | 041537/0737 | |
| Pages: | 6 |
| | Recorded: | 03/10/2017 | | |
Attorney Dkt #: | NCKK TO SPANSION |
Conveyance: | ASSIGNMENT OF ASSIGNORS INTEREST (SEE DOCUMENT FOR DETAILS). |
|
Total properties:
6
|
|
Patent #:
|
|
Issue Dt:
|
05/25/1999
|
Application #:
|
09049517
|
Filing Dt:
|
03/27/1998
|
Title:
|
PROCESS FOR FABRICATING AN INTEGRATED CIRCUIT WITH A SELF-ALIGNED CONTACT
|
|
|
Patent #:
|
|
Issue Dt:
|
02/13/2001
|
Application #:
|
09193252
|
Filing Dt:
|
11/17/1998
|
Title:
|
SEMICONDUCTOR DEVICE MANUFACTURING METHOD INCLUDING VARIOUS OXIDATION STEPS WITH DIFFERENT CONCENTRATION OF CHLORINE TO FORM A FIELD OXIDE
|
|
|
Patent #:
|
|
Issue Dt:
|
09/03/2002
|
Application #:
|
09318429
|
Filing Dt:
|
05/25/1999
|
Title:
|
PROCESS FOR FABRICATING AN INTEGRATED CIRCUIT WITH A SELF-ALIGNED CONTACT
|
|
|
Patent #:
|
|
Issue Dt:
|
04/27/2004
|
Application #:
|
09533619
|
Filing Dt:
|
03/22/2000
|
Title:
|
METHOD AND SYSTEM FOR REDUCING CHARGE GAIN AND CHARGE LOSS WHEN USING AN ARC LAYER IN INTERLAYER DIELECTRIC FORMATION
|
|
|
Patent #:
|
|
Issue Dt:
|
09/04/2001
|
Application #:
|
09562747
|
Filing Dt:
|
05/02/2000
|
Title:
|
Decoded source lines to tighten erase Vt distribution
|
|
|
Patent #:
|
|
Issue Dt:
|
06/17/2003
|
Application #:
|
09726384
|
Filing Dt:
|
12/01/2000
|
Publication #:
|
|
Pub Dt:
|
04/12/2001
| | | | |
Title:
|
SEMICONDUCTOR DEVICE MANUFACTURING METHOD
|
|
Assignee
|
|
|
198 CHAMPION COURT |
SAN JOSE, CALIFORNIA 95134-1709 |
|
Correspondence name and address
|
|
CYPRESS SEMICONDUCTOR CORPORATION
|
|
198 CHAMPION COURT
|
|
SAN JOSE, CA 95134-1709
|
Search Results as of:
06/15/2024 04:22 PM
If you have any comments or questions concerning the data displayed,
contact
PRD / Assignments at 571-272-3350. v.2.6
Web interface last modified:
August 25, 2017 v.2.6
|