skip navigationU S P T O SealUnited States Patent and Trademark Office AOTW logo
Home|Site Index|Search|Guides|Contacts|eBusiness|eBiz alerts|News|Help
Assignments on the Web > Patent Query
Patent Assignment Details
NOTE:Results display only for issued patents and published applications. For pending or abandoned applications please consult USPTO staff.

Reel/Frame:016580/0739   Pages: 3
Recorded: 05/23/2005
Conveyance: CHANGE OF NAME (SEE DOCUMENT FOR DETAILS).
Total properties: 14
1
Patent #:
Issue Dt:
06/06/1989
Application #:
07038107
Filing Dt:
04/14/1987
Title:
COUNTING RAM
2
Patent #:
Issue Dt:
03/20/1990
Application #:
07191305
Filing Dt:
05/06/1988
Title:
METHOD TO REDUCE SILICON AREA FOR VIA FORMATION
3
Patent #:
Issue Dt:
02/12/1991
Application #:
07255074
Filing Dt:
10/07/1988
Title:
RESISTOR WITH SIDE WALL CONTACT
4
Patent #:
Issue Dt:
05/12/1992
Application #:
07294318
Filing Dt:
01/06/1989
Title:
CONTACTLESS NON-VOLATILE MEMORY ARRAY CELLS
5
Patent #:
Issue Dt:
08/03/1993
Application #:
07325554
Filing Dt:
03/17/1989
Title:
EXPANDED CACHE MEMORY SYSTEM
6
Patent #:
Issue Dt:
03/19/1991
Application #:
07372072
Filing Dt:
06/27/1989
Title:
CONTROLLER FOR DUAL PORTED MEMORY
7
Patent #:
Issue Dt:
05/28/1991
Application #:
07429580
Filing Dt:
10/31/1989
Title:
PROCESS OF MAKING SELF-ALIGNED CONTACT DIFFERENTIAL OXIDATION
8
Patent #:
Issue Dt:
01/28/1992
Application #:
07479905
Filing Dt:
02/14/1990
Title:
RESISTOR WITH SIDE WALL CONTACT
9
Patent #:
Issue Dt:
09/29/1992
Application #:
07609836
Filing Dt:
11/06/1990
Title:
CMOS LOGIC CIRCUIT WITH OUTPUT COUPLED TO MULTIPLE FEEDBACK PATHS AND ASSOCIATED METHOD
10
Patent #:
Issue Dt:
06/23/1992
Application #:
07642077
Filing Dt:
01/16/1991
Title:
PULSED BOOTSTRAPPING OUTPUT BUFFER AND ASSOCIATED METHOD
11
Patent #:
Issue Dt:
01/30/1996
Application #:
07678912
Filing Dt:
04/01/1991
Title:
CACHE INCLUDING DECOUPLING REGISTER CIRCUITS
12
Patent #:
Issue Dt:
09/20/1994
Application #:
07755319
Filing Dt:
09/05/1991
Title:
SRAM WITH TRANSPARENT ADDRESS LATCH AND UNLATCHED CHIP ENABLE
13
Patent #:
Issue Dt:
11/09/1993
Application #:
07835167
Filing Dt:
02/13/1992
Title:
DIGITAL COMPARATOR CIRCUIT
14
Patent #:
Issue Dt:
03/24/1998
Application #:
08170642
Filing Dt:
12/20/1993
Title:
RANDOM ACCESS CACHE MEMORY CONTROLLER AND SYSTEM
Assignor
1
Exec Dt:
04/22/1993
Assignee
1
3910 NORTH FIRST STREET
SAN JOSE, CALIFORNIA 95134
Correspondence name and address
MICHAEL SHENKER
MACPHERSON, KWOK CHEN & HEID LLP
1762 TECHNOLOGY DRIVE, SUITE 226
SAN JOSE, CA 95110

Search Results as of: 06/07/2024 12:13 PM
If you have any comments or questions concerning the data displayed, contact PRD / Assignments at 571-272-3350. v.2.6
Web interface last modified: August 25, 2017 v.2.6
| .HOME | INDEX| SEARCH | eBUSINESS | CONTACT US | PRIVACY STATEMENT