Patent Assignment Details
NOTE:Results display only for issued patents and published applications.
For pending or abandoned applications please consult USPTO staff.
|
| Reel/Frame: | 024144/0740 | |
| Pages: | 3 |
| | Recorded: | 03/26/2010 | | |
| Attorney Dkt #: | 074273-0344 |
| Conveyance: | ASSIGNMENT OF ASSIGNORS INTEREST (SEE DOCUMENT FOR DETAILS). |
|
|
Total properties:
1
|
|
|
|
Patent #:
|
|
Issue Dt:
|
10/02/2012
|
Application #:
|
12709924
|
Filing Dt:
|
02/22/2010
|
|
Publication #:
|
|
Pub Dt:
|
08/26/2010
| | | | |
|
Title:
|
SYSTEM AND METHOD FOR SUPPORTING DESIGN OF SEMICONDUCTOR INTEGRATED CIRCUIT INCLUDING PROCESSING SCAN CHAINS
|
|
|
Assignee
|
|
|
|
|
| 1753 SHIMONUMABE, NAKAHARA-KU |
| KAWASAKI, KANAGAWA, JAPAN 211-8668 |
|
|
Correspondence name and address
|
| |
FOLEY AND LARDNER LLP
|
| |
3000 K STREET NW
|
| |
WASHINGTON, DC 20007
|
Search Results as of:
06/06/2024 10:38 PM
If you have any comments or questions concerning the data displayed,
contact
PRD / Assignments at 571-272-3350. v.2.6
Web interface last modified:
August 25, 2017 v.2.6
|
