Total properties:
153
Page
2
of
2
Pages:
1 2
|
|
Patent #:
|
|
Issue Dt:
|
09/05/2017
|
Application #:
|
14521435
|
Filing Dt:
|
10/22/2014
|
Title:
|
MINIPACKET FLOW CONTROL
|
|
|
Patent #:
|
|
Issue Dt:
|
04/10/2018
|
Application #:
|
14527550
|
Filing Dt:
|
10/29/2014
|
Title:
|
REGISTERED FIFO
|
|
|
Patent #:
|
|
Issue Dt:
|
06/05/2018
|
Application #:
|
14527642
|
Filing Dt:
|
10/29/2014
|
Title:
|
SPLIT PACKET TRANSMISSION DMA ENGINE
|
|
|
Patent #:
|
|
Issue Dt:
|
10/31/2017
|
Application #:
|
14530599
|
Filing Dt:
|
10/31/2014
|
Publication #:
|
|
Pub Dt:
|
05/05/2016
| | | | |
Title:
|
In-Flight Packet Processing
|
|
|
Patent #:
|
|
Issue Dt:
|
08/08/2017
|
Application #:
|
14530758
|
Filing Dt:
|
11/02/2014
|
Title:
|
IDENTICAL PACKET MULTICAST PACKET READY COMMAND
|
|
|
Patent #:
|
|
Issue Dt:
|
03/07/2017
|
Application #:
|
14530759
|
Filing Dt:
|
11/02/2014
|
Title:
|
UNIQUE PACKET MULTICAST PACKET READY COMMAND
|
|
|
Patent #:
|
|
Issue Dt:
|
08/08/2017
|
Application #:
|
14530760
|
Filing Dt:
|
11/02/2014
|
Title:
|
UNICAST PACKET READY COMMAND
|
|
|
Patent #:
|
|
Issue Dt:
|
02/06/2018
|
Application #:
|
14530762
|
Filing Dt:
|
11/02/2014
|
Title:
|
Intelligent Packet Data Register File That Stalls Picoengine And Retrieves Data From A Larger Buffer
|
|
|
Patent #:
|
|
Issue Dt:
|
08/16/2016
|
Application #:
|
14530763
|
Filing Dt:
|
11/02/2014
|
Title:
|
Intelligent Packet Data Register File That Prefetches Data For Future Instruction Execution
|
|
|
Patent #:
|
|
Issue Dt:
|
12/13/2016
|
Application #:
|
14530764
|
Filing Dt:
|
11/02/2014
|
Title:
|
Picoengine Instruction That Controls An Intelligent Packet Data Register File Prefetch Function
|
|
|
Patent #:
|
|
Issue Dt:
|
04/04/2017
|
Application #:
|
14530765
|
Filing Dt:
|
11/02/2014
|
Title:
|
SLICE-BASED INTELLIGENT PACKET DATA REGISTER FILE
|
|
|
Patent #:
|
|
Issue Dt:
|
07/05/2016
|
Application #:
|
14537514
|
Filing Dt:
|
11/10/2014
|
Title:
|
FLOW KEY LOOKUP INVOLVING MULTIPLE SIMULTANEOUS CAM OPERATIONS TO IDENTIFY HASH VALUES IN A HASH BUCKET
|
|
|
Patent #:
|
|
Issue Dt:
|
05/03/2016
|
Application #:
|
14551057
|
Filing Dt:
|
11/23/2014
|
Title:
|
COMPARTMENTALIZATION OF THE USER NETWORK INTERFACE TO A DEVICE
|
|
|
Patent #:
|
|
Issue Dt:
|
02/20/2018
|
Application #:
|
14556135
|
Filing Dt:
|
11/29/2014
|
Title:
|
RECURSIVE LOOKUP WITH A HARDWARE TRIE STRUCTURE THAT HAS NO SEQUENTIAL LOGIC ELEMENTS
|
|
|
Patent #:
|
|
Issue Dt:
|
05/03/2016
|
Application #:
|
14556147
|
Filing Dt:
|
11/29/2014
|
Title:
|
STAGGERED ISLAND STRUCTURE IN AN ISLAND-BASED NETWORK FLOW PROCESSOR
|
|
|
Patent #:
|
|
Issue Dt:
|
07/26/2016
|
Application #:
|
14588084
|
Filing Dt:
|
12/31/2014
|
Title:
|
Flow Control Using A Local Event Ring In An Island-Based Network Flow Processor
|
|
|
Patent #:
|
|
Issue Dt:
|
07/12/2016
|
Application #:
|
14588280
|
Filing Dt:
|
12/31/2014
|
Title:
|
TRANSACTIONAL MEMORY THAT PERFORMS A TCAM 32-BIT LOOKUP OPERATION
|
|
|
Patent #:
|
|
Issue Dt:
|
04/12/2016
|
Application #:
|
14588342
|
Filing Dt:
|
12/31/2014
|
Title:
|
TRANSACTIONAL MEMORY THAT PERFORMS A PMM 32-BIT LOOKUP OPERATION
|
|
|
Patent #:
|
|
Issue Dt:
|
07/11/2017
|
Application #:
|
14590920
|
Filing Dt:
|
01/06/2015
|
Publication #:
|
|
Pub Dt:
|
02/25/2016
| | | | |
Title:
|
RETURN AVAILABLE PPI CREDITS COMMAND
|
|
|
Patent #:
|
|
Issue Dt:
|
05/30/2017
|
Application #:
|
14591003
|
Filing Dt:
|
01/07/2015
|
Publication #:
|
|
Pub Dt:
|
02/25/2016
| | | | |
Title:
|
USING A CREDITS AVAILABLE VALUE IN DETERMINING WHETHER TO ISSUE A PPI ALLOCATION REQUEST TO A PACKET ENGINE
|
|
|
Patent #:
|
|
Issue Dt:
|
01/03/2017
|
Application #:
|
14611224
|
Filing Dt:
|
01/31/2015
|
Title:
|
Distributed Packet Ordering System Having Separate Worker And Output Processors
|
|
|
Patent #:
|
|
Issue Dt:
|
05/02/2017
|
Application #:
|
14611231
|
Filing Dt:
|
01/31/2015
|
Title:
|
PACKET ORDERING SYSTEM USING AN ATOMIC TICKET RELEASE COMMAND OF A TRANSACTIONAL MEMORY
|
|
|
Patent #:
|
|
Issue Dt:
|
05/24/2016
|
Application #:
|
14631748
|
Filing Dt:
|
02/25/2015
|
Publication #:
|
|
Pub Dt:
|
06/18/2015
| | | | |
Title:
|
TRANSACTIONAL MEMORY THAT PERFORMS AN ALUT 32-BIT LOOKUP OPERATION
|
|
|
Patent #:
|
|
Issue Dt:
|
04/05/2016
|
Application #:
|
14631784
|
Filing Dt:
|
02/25/2015
|
Publication #:
|
|
Pub Dt:
|
10/29/2015
| | | | |
Title:
|
EFFICIENT COMPLEX NETWORK TRAFFIC MANAGEMENT IN A NON-UNIFORM MEMORY SYSTEM
|
|
|
Patent #:
|
|
Issue Dt:
|
03/08/2016
|
Application #:
|
14631804
|
Filing Dt:
|
02/25/2015
|
Title:
|
TRANSACTIONAL MEMORY THAT SUPPORTS A PUT WITH LOW PRIORITY RING COMMAND
|
|
|
Patent #:
|
|
Issue Dt:
|
07/04/2017
|
Application #:
|
14634847
|
Filing Dt:
|
03/01/2015
|
Title:
|
FORWARDING MESSAGES WITHIN A SWITCH FABRIC OF AN SDN SWITCH
|
|
|
Patent #:
|
|
Issue Dt:
|
08/08/2017
|
Application #:
|
14634848
|
Filing Dt:
|
03/01/2015
|
Title:
|
METHOD OF DETECTING LARGE FLOWS WITHIN A SWITCH FABRIC OF AN SDN SWITCH
|
|
|
Patent #:
|
|
Issue Dt:
|
10/11/2016
|
Application #:
|
14634849
|
Filing Dt:
|
03/01/2015
|
Title:
|
METHOD OF GENERATING SUBFLOW ENTRIES IN AN SDN SWITCH
|
|
|
Patent #:
|
|
Issue Dt:
|
11/22/2016
|
Application #:
|
14634851
|
Filing Dt:
|
03/01/2015
|
Title:
|
SDN PROTOCOL MESSAGE HANDLING WITHIN A MODULAR AND PARTITIONED SDN SWITCH
|
|
|
Patent #:
|
|
Issue Dt:
|
06/13/2017
|
Application #:
|
14671951
|
Filing Dt:
|
03/27/2015
|
Title:
|
SOFTWARE UPDATE METHODOLOGY
|
|
|
Patent #:
|
|
Issue Dt:
|
02/20/2018
|
Application #:
|
14690362
|
Filing Dt:
|
04/17/2015
|
Title:
|
INTER-PACKET INTERVAL PREDICTION LEARNING ALGORITHM
|
|
|
Patent #:
|
|
Issue Dt:
|
05/15/2018
|
Application #:
|
14724820
|
Filing Dt:
|
05/29/2015
|
Title:
|
DISTRIBUTED CREDIT FIFO LINK OF A CONFIGURABLE MESH DATA BUS
|
|
|
Patent #:
|
|
Issue Dt:
|
11/03/2015
|
Application #:
|
14724824
|
Filing Dt:
|
05/29/2015
|
Title:
|
RECURSIVE USE OF MULTIPLE HARDWARE LOOKUP STRUCTURES IN A TRANSACTIONAL MEMORY
|
|
|
Patent #:
|
|
Issue Dt:
|
03/29/2016
|
Application #:
|
14724826
|
Filing Dt:
|
05/29/2015
|
Title:
|
TRANSACTIONAL MEMORY THAT PERFORMS AN ATOMIC METERING COMMAND
|
|
|
Patent #:
|
|
Issue Dt:
|
06/13/2017
|
Application #:
|
14724827
|
Filing Dt:
|
05/29/2015
|
Title:
|
TRANSACTIONAL MEMORY THAT SUPPORTS PUT AND GET RING COMMANDS
|
|
|
Patent #:
|
|
Issue Dt:
|
03/06/2018
|
Application #:
|
14726421
|
Filing Dt:
|
05/29/2015
|
Title:
|
Flow Switch IC that Uses Flow IDs and an Exact-match Flow Table
|
|
|
Patent #:
|
|
Issue Dt:
|
09/05/2017
|
Application #:
|
14726423
|
Filing Dt:
|
05/29/2015
|
Title:
|
Making A Flow ID For An Exact-match Flow Table Using A Byte-Wide Multiplexer Circuit
|
|
|
Patent #:
|
|
Issue Dt:
|
11/14/2017
|
Application #:
|
14726428
|
Filing Dt:
|
05/29/2015
|
Title:
|
Making A Flow ID For An Exact-match Flow Table Using A Programmable Reduce Table Circuit
|
|
|
Patent #:
|
|
Issue Dt:
|
10/31/2017
|
Application #:
|
14726433
|
Filing Dt:
|
05/29/2015
|
Title:
|
Crossbar And An Egress Packet Modifier In An Exact-match Flow Switch
|
|
|
Patent #:
|
|
Issue Dt:
|
05/02/2017
|
Application #:
|
14726441
|
Filing Dt:
|
05/29/2015
|
Title:
|
GENERATING A FLOW ID BY PASSING PACKET DATA SERIALLY THROUGH TWO CCT CIRCUITS
|
|
|
Patent #:
|
|
Issue Dt:
|
03/06/2018
|
Application #:
|
14731370
|
Filing Dt:
|
06/04/2015
|
Title:
|
SERDES CHANNEL OPTIMIZATION
|
|
|
Patent #:
|
|
Issue Dt:
|
12/26/2017
|
Application #:
|
14818070
|
Filing Dt:
|
08/04/2015
|
Title:
|
Script-Controlled Egress Packet Modifier
|
|
|
Patent #:
|
|
Issue Dt:
|
10/31/2017
|
Application #:
|
14841300
|
Filing Dt:
|
08/31/2015
|
Title:
|
TRANSACTIONAL MEMORY THAT PERFORMS AN ATOMIC LOOK-UP, ADD AND LOCK OPERATION
|
|
|
Patent #:
|
|
Issue Dt:
|
03/27/2018
|
Application #:
|
14841717
|
Filing Dt:
|
09/01/2015
|
Title:
|
LOADING A FLOW TABLE WITH NEURAL NETWORK DETERMINED INFORMATION
|
|
|
Patent #:
|
|
Issue Dt:
|
09/05/2017
|
Application #:
|
14841723
|
Filing Dt:
|
09/01/2015
|
Title:
|
CONTROLLING AN OPTICAL BYPASS SWITCH IN A DATA CENTER BASED ON A NEURAL NETWORK OUTPUT RESULT
|
|
|
Patent #:
|
|
Issue Dt:
|
08/08/2017
|
Application #:
|
14885978
|
Filing Dt:
|
10/16/2015
|
Title:
|
SIMULTANEOUS SIMULATION OF MULTIPLE BLOCKS USING EFFICIENT PACKET COMMUNICATION TO EMULATE INTER-BLOCK BUSES
|
|
|
Patent #:
|
|
Issue Dt:
|
09/05/2017
|
Application #:
|
14923457
|
Filing Dt:
|
10/27/2015
|
Title:
|
MAINTAINING BYPASS PACKET COUNT VALUES
|
|
|
Patent #:
|
|
Issue Dt:
|
09/05/2017
|
Application #:
|
14923458
|
Filing Dt:
|
10/27/2015
|
Title:
|
ON-DEMAND GENERATION OF SYSTEM ENTRY PACKET COUNTS
|
|
|
Patent #:
|
|
Issue Dt:
|
01/09/2018
|
Application #:
|
14927455
|
Filing Dt:
|
10/29/2015
|
Title:
|
Hash Range Lookup Command
|
|
|
Patent #:
|
|
Issue Dt:
|
02/13/2018
|
Application #:
|
14929275
|
Filing Dt:
|
10/31/2015
|
Title:
|
256-Bit Parallel Parser And Checksum Circuit With 1-Hot State Information Bus
|
|
|
Patent #:
|
|
Issue Dt:
|
02/13/2018
|
Application #:
|
15173653
|
Filing Dt:
|
06/04/2016
|
Title:
|
LOW-LEVEL PROGRAMMING LANGUAGE PLUGIN TO AUGMENT HIGH-LEVEL PROGRAMMING LANGUAGE SETUP OF AN SDN SWITCH
|
|
|
Patent #:
|
|
Issue Dt:
|
07/24/2018
|
Application #:
|
15463857
|
Filing Dt:
|
03/20/2017
|
Publication #:
|
|
Pub Dt:
|
07/06/2017
| | | | |
Title:
|
Configurable Mesh Data Bus In An Island-Based Network Flow Processor
|
|
|
Patent #:
|
|
Issue Dt:
|
03/12/2019
|
Application #:
|
15688937
|
Filing Dt:
|
08/29/2017
|
Publication #:
|
|
Pub Dt:
|
12/14/2017
| | | | |
Title:
|
NETWORK INTERFACE DEVICE THAT ALERTS A MONITORING PROCESSOR IF CONFIGURATION OF A VIRTUAL NID IS CHANGED
|
|