Total properties:
153
Page
1
of
2
Pages:
1 2
|
|
Patent #:
|
NONE
|
Issue Dt:
|
|
Application #:
|
12064560
|
Filing Dt:
|
08/18/2008
|
Publication #:
|
|
Pub Dt:
|
08/13/2009
| | | | |
Title:
|
System and Method for Processing Secure Transmissions
|
|
|
Patent #:
|
NONE
|
Issue Dt:
|
|
Application #:
|
12064585
|
Filing Dt:
|
08/18/2008
|
Publication #:
|
|
Pub Dt:
|
08/13/2009
| | | | |
Title:
|
System and Method for Processing and Forwarding Transmitted Information
|
|
|
Patent #:
|
|
Issue Dt:
|
07/29/2014
|
Application #:
|
12579649
|
Filing Dt:
|
10/15/2009
|
Publication #:
|
|
Pub Dt:
|
04/21/2011
| | | | |
Title:
|
ATOMIC COMPARE AND WRITE MEMORY
|
|
|
Patent #:
|
|
Issue Dt:
|
01/06/2015
|
Application #:
|
13337184
|
Filing Dt:
|
12/26/2011
|
Publication #:
|
|
Pub Dt:
|
04/19/2012
| | | | |
Title:
|
System and Method for Processing and Forwarding Transmitted Information
|
|
|
Patent #:
|
NONE
|
Issue Dt:
|
|
Application #:
|
13361559
|
Filing Dt:
|
01/30/2012
|
Publication #:
|
|
Pub Dt:
|
05/24/2012
| | | | |
Title:
|
System and Method for Processing Secure Transmissions
|
|
|
Patent #:
|
|
Issue Dt:
|
04/04/2017
|
Application #:
|
13399324
|
Filing Dt:
|
02/17/2012
|
Publication #:
|
|
Pub Dt:
|
08/22/2013
| | | | |
Title:
|
Configurable Mesh Data Bus In An Island-Based Network Flow Processor
|
|
|
Patent #:
|
|
Issue Dt:
|
01/06/2015
|
Application #:
|
13399433
|
Filing Dt:
|
02/17/2012
|
Publication #:
|
|
Pub Dt:
|
08/22/2013
| | | | |
Title:
|
Staggered Island Structure In An Island-Based Network Flow Processor
|
|
|
Patent #:
|
|
Issue Dt:
|
04/11/2017
|
Application #:
|
13399613
|
Filing Dt:
|
02/17/2012
|
Publication #:
|
|
Pub Dt:
|
08/22/2013
| | | | |
Title:
|
CONFIGURABLE MESH CONTROL BUS IN AN ISLAND-BASED NETWORK FLOW PROCESSOR
|
|
|
Patent #:
|
|
Issue Dt:
|
04/11/2017
|
Application #:
|
13399678
|
Filing Dt:
|
02/17/2012
|
Publication #:
|
|
Pub Dt:
|
08/22/2013
| | | | |
Title:
|
LOCAL EVENT RING IN AN ISLAND-BASED NETWORK FLOW PROCESSOR
|
|
|
Patent #:
|
|
Issue Dt:
|
06/30/2015
|
Application #:
|
13399846
|
Filing Dt:
|
02/17/2012
|
Publication #:
|
|
Pub Dt:
|
08/22/2013
| | | | |
Title:
|
Distributed Credit FIFO Link of a Configurable Mesh Data Bus
|
|
|
Patent #:
|
|
Issue Dt:
|
01/12/2016
|
Application #:
|
13399888
|
Filing Dt:
|
02/17/2012
|
Publication #:
|
|
Pub Dt:
|
08/22/2013
| | | | |
Title:
|
Island-Based Network Flow Processor Integrated Circuit
|
|
|
Patent #:
|
|
Issue Dt:
|
08/02/2016
|
Application #:
|
13399915
|
Filing Dt:
|
02/17/2012
|
Publication #:
|
|
Pub Dt:
|
08/22/2013
| | | | |
Title:
|
Commonality of Memory Island Interface and Structure
|
|
|
Patent #:
|
|
Issue Dt:
|
10/15/2013
|
Application #:
|
13399958
|
Filing Dt:
|
02/17/2012
|
Publication #:
|
|
Pub Dt:
|
08/22/2013
| | | | |
Title:
|
PROCESSING RESOURCE MANAGEMENT IN AN ISLAND-BASED NETWORK FLOW PROCESSOR
|
|
|
Patent #:
|
|
Issue Dt:
|
04/18/2017
|
Application #:
|
13399983
|
Filing Dt:
|
02/17/2012
|
Publication #:
|
|
Pub Dt:
|
08/22/2013
| | | | |
Title:
|
GLOBAL EVENT CHAIN IN AN ISLAND-BASED NETWORK FLOW PROCESSOR
|
|
|
Patent #:
|
|
Issue Dt:
|
01/06/2015
|
Application #:
|
13400008
|
Filing Dt:
|
02/17/2012
|
Publication #:
|
|
Pub Dt:
|
08/22/2013
| | | | |
Title:
|
FLOW CONTROL USING A LOCAL EVENT RING IN AN ISLAND-BASED NETWORK FLOW PROCESSOR
|
|
|
Patent #:
|
NONE
|
Issue Dt:
|
|
Application #:
|
13552537
|
Filing Dt:
|
07/18/2012
|
Publication #:
|
|
Pub Dt:
|
01/23/2014
| | | | |
Title:
|
Transactional Memory that Performs a Statistics Add-and-Update Operation
|
|
|
Patent #:
|
|
Issue Dt:
|
12/02/2014
|
Application #:
|
13552555
|
Filing Dt:
|
07/18/2012
|
Publication #:
|
|
Pub Dt:
|
01/23/2014
| | | | |
Title:
|
Recursive Lookup with a Hardware Trie Structure that has no Sequential Logic Elements
|
|
|
Patent #:
|
|
Issue Dt:
|
08/04/2015
|
Application #:
|
13552605
|
Filing Dt:
|
07/18/2012
|
Publication #:
|
|
Pub Dt:
|
01/23/2014
| | | | |
Title:
|
Transactional Memory that Performs a Direct 32-bit Lookup Operation
|
|
|
Patent #:
|
|
Issue Dt:
|
06/30/2015
|
Application #:
|
13552619
|
Filing Dt:
|
07/18/2012
|
Publication #:
|
|
Pub Dt:
|
01/23/2014
| | | | |
Title:
|
Recursive Use of Multiple Hardware Lookup Structures in a Transactional Memory
|
|
|
Patent #:
|
|
Issue Dt:
|
08/04/2015
|
Application #:
|
13552627
|
Filing Dt:
|
07/18/2012
|
Publication #:
|
|
Pub Dt:
|
01/23/2014
| | | | |
Title:
|
TRANSACTIONAL MEMORY THAT PERFORMS A DIRECT 24-BIT LOOKUP OPERATION
|
|
|
Patent #:
|
|
Issue Dt:
|
10/06/2015
|
Application #:
|
13598448
|
Filing Dt:
|
08/29/2012
|
Publication #:
|
|
Pub Dt:
|
03/06/2014
| | | | |
Title:
|
TRANSACTIONAL MEMORY THAT PERFORMS A CAMR 32-BIT LOOKUP OPERATION
|
|
|
Patent #:
|
|
Issue Dt:
|
07/08/2014
|
Application #:
|
13598533
|
Filing Dt:
|
08/29/2012
|
Publication #:
|
|
Pub Dt:
|
03/06/2014
| | | | |
Title:
|
TRANSACTIONAL MEMORY THAT PERFORMS AN ATOMIC METERING COMMAND
|
|
|
Patent #:
|
|
Issue Dt:
|
09/29/2015
|
Application #:
|
13609039
|
Filing Dt:
|
09/10/2012
|
Publication #:
|
|
Pub Dt:
|
03/13/2014
| | | | |
Title:
|
TRANSACTIONAL MEMORY THAT PERFORMS AN ATOMIC LOOK-UP, ADD AND LOCK OPERATION
|
|
|
Patent #:
|
|
Issue Dt:
|
06/30/2015
|
Application #:
|
13668251
|
Filing Dt:
|
11/03/2012
|
Publication #:
|
|
Pub Dt:
|
05/08/2014
| | | | |
Title:
|
NETWORK APPLIANCE THAT DETERMINES WHAT PROCESSOR TO SEND A FUTURE PACKET TO BASED ON A PREDICTED FUTURE ARRIVAL TIME
|
|
|
Patent #:
|
|
Issue Dt:
|
08/04/2015
|
Application #:
|
13675259
|
Filing Dt:
|
11/13/2012
|
Publication #:
|
|
Pub Dt:
|
05/15/2014
| | | | |
Title:
|
TRANSACTIONAL MEMORY THAT PERFORMS A SPLIT 32-BIT LOOKUP OPERATION
|
|
|
Patent #:
|
|
Issue Dt:
|
03/03/2015
|
Application #:
|
13675309
|
Filing Dt:
|
11/13/2012
|
Publication #:
|
|
Pub Dt:
|
05/15/2014
| | | | |
Title:
|
TRANSACTIONAL MEMORY THAT PERFORMS AN ALUT 32-BIT LOOKUP OPERATION
|
|
|
Patent #:
|
|
Issue Dt:
|
01/06/2015
|
Application #:
|
13675353
|
Filing Dt:
|
11/13/2012
|
Publication #:
|
|
Pub Dt:
|
05/15/2014
| | | | |
Title:
|
TRANSACTIONAL MEMORY THAT PERFORMS A TCAM 32-BIT LOOKUP OPERATION
|
|
|
Patent #:
|
|
Issue Dt:
|
01/06/2015
|
Application #:
|
13675394
|
Filing Dt:
|
11/13/2012
|
Publication #:
|
|
Pub Dt:
|
05/15/2014
| | | | |
Title:
|
TRANSACTIONAL MEMORY THAT PERFORMS A PMM 32-BIT LOOKUP OPERATION
|
|
|
Patent #:
|
|
Issue Dt:
|
05/17/2016
|
Application #:
|
13675453
|
Filing Dt:
|
11/13/2012
|
Publication #:
|
|
Pub Dt:
|
05/15/2014
| | | | |
Title:
|
INTER-PACKET INTERVAL PREDICTION OPERATING ALGORITHM
|
|
|
Patent #:
|
|
Issue Dt:
|
05/26/2015
|
Application #:
|
13675620
|
Filing Dt:
|
11/13/2012
|
Publication #:
|
|
Pub Dt:
|
05/15/2014
| | | | |
Title:
|
INTER-PACKET INTERVAL PREDICTION LEARNING ALGORITHM
|
|
|
Patent #:
|
|
Issue Dt:
|
12/09/2014
|
Application #:
|
13690195
|
Filing Dt:
|
11/30/2012
|
Publication #:
|
|
Pub Dt:
|
06/05/2014
| | | | |
Title:
|
FLOW KEY LOOKUP INVOLVING MULTIPLE SIMULTANEOUS CAM OPERATIONS TO IDENTIFY HASH VALUES IN A HASH BUCKET
|
|
|
Patent #:
|
|
Issue Dt:
|
04/03/2018
|
Application #:
|
13730985
|
Filing Dt:
|
12/29/2012
|
Publication #:
|
|
Pub Dt:
|
07/03/2014
| | | | |
Title:
|
EFFICIENT INTERCEPT OF CONNECTION-BASED TRANSPORT LAYER CONNECTIONS
|
|
|
Patent #:
|
|
Issue Dt:
|
10/06/2015
|
Application #:
|
13737907
|
Filing Dt:
|
01/09/2013
|
Publication #:
|
|
Pub Dt:
|
07/10/2014
| | | | |
Title:
|
EFFICIENT FORWARDING OF ENCRYPTED TCP RETRANSMISSIONS
|
|
|
Patent #:
|
|
Issue Dt:
|
08/04/2015
|
Application #:
|
13741310
|
Filing Dt:
|
01/14/2013
|
Publication #:
|
|
Pub Dt:
|
07/17/2014
| | | | |
Title:
|
SOFTWARE UPDATE METHODOLOGY
|
|
|
Patent #:
|
|
Issue Dt:
|
12/23/2014
|
Application #:
|
13742311
|
Filing Dt:
|
01/15/2013
|
Publication #:
|
|
Pub Dt:
|
07/17/2014
| | | | |
Title:
|
COMPARTMENTALIZATION OF THE USER NETWORK INTERFACE TO A DEVICE
|
|
|
Patent #:
|
|
Issue Dt:
|
03/03/2015
|
Application #:
|
13875968
|
Filing Dt:
|
05/02/2013
|
Publication #:
|
|
Pub Dt:
|
11/06/2014
| | | | |
Title:
|
EFFICIENT COMPLEX NETWORK TRAFFIC MANAGEMENT IN A NON-UNIFORM MEMORY SYSTEM
|
|
|
Patent #:
|
|
Issue Dt:
|
03/08/2016
|
Application #:
|
13928235
|
Filing Dt:
|
06/26/2013
|
Publication #:
|
|
Pub Dt:
|
01/01/2015
| | | | |
Title:
|
Credit-Based Resource Allocator Circuit
|
|
|
Patent #:
|
|
Issue Dt:
|
12/06/2016
|
Application #:
|
13929809
|
Filing Dt:
|
06/28/2013
|
Publication #:
|
|
Pub Dt:
|
01/01/2015
| | | | |
Title:
|
Traffic Data Pre-Filtering
|
|
|
Patent #:
|
|
Issue Dt:
|
09/20/2016
|
Application #:
|
13941484
|
Filing Dt:
|
07/13/2013
|
Publication #:
|
|
Pub Dt:
|
01/15/2015
| | | | |
Title:
|
PIPELINED EGRESS PACKET MODIFIER
|
|
|
Patent #:
|
|
Issue Dt:
|
09/01/2015
|
Application #:
|
13941494
|
Filing Dt:
|
07/14/2013
|
Publication #:
|
|
Pub Dt:
|
01/15/2015
| | | | |
Title:
|
Script-Controlled Egress Packet Modifier
|
|
|
Patent #:
|
|
Issue Dt:
|
10/20/2015
|
Application #:
|
13970599
|
Filing Dt:
|
08/20/2013
|
Publication #:
|
|
Pub Dt:
|
02/26/2015
| | | | |
Title:
|
HARDWARE PREFIX REDUCTION CIRCUIT
|
|
|
Patent #:
|
|
Issue Dt:
|
02/23/2016
|
Application #:
|
13970601
|
Filing Dt:
|
08/20/2013
|
Publication #:
|
|
Pub Dt:
|
02/26/2015
| | | | |
Title:
|
PICO ENGINE POOL TRANSACTIONAL MEMORY ARCHITECTURE
|
|
|
Patent #:
|
|
Issue Dt:
|
06/30/2015
|
Application #:
|
14037214
|
Filing Dt:
|
09/25/2013
|
Publication #:
|
|
Pub Dt:
|
03/26/2015
| | | | |
Title:
|
TRANSACTIONAL MEMORY THAT SUPPORTS PUT AND GET RING COMMANDS
|
|
|
Patent #:
|
|
Issue Dt:
|
03/03/2015
|
Application #:
|
14037226
|
Filing Dt:
|
09/25/2013
|
Publication #:
|
|
Pub Dt:
|
03/26/2015
| | | | |
Title:
|
TRANSACTIONAL MEMORY THAT SUPPORTS A PUT WITH LOW PRIORITY RING COMMAND
|
|
|
Patent #:
|
|
Issue Dt:
|
05/17/2016
|
Application #:
|
14037239
|
Filing Dt:
|
09/25/2013
|
Publication #:
|
|
Pub Dt:
|
03/26/2015
| | | | |
Title:
|
TRANSACTIONAL MEMORY THAT SUPPORTS A GET FROM ONE OF A SET OF RINGS COMMAND
|
|
|
Patent #:
|
|
Issue Dt:
|
10/20/2015
|
Application #:
|
14037303
|
Filing Dt:
|
09/25/2013
|
Publication #:
|
|
Pub Dt:
|
03/26/2015
| | | | |
Title:
|
SELF-TIMED LOGIC BIT STREAM GENERATOR WITH COMMAND TO RUN FOR A NUMBER OF STATE TRANSITIONS
|
|
|
Patent #:
|
|
Issue Dt:
|
08/16/2016
|
Application #:
|
14037312
|
Filing Dt:
|
09/25/2013
|
Publication #:
|
|
Pub Dt:
|
03/26/2015
| | | | |
Title:
|
STORING AN ENTROPY SIGNAL FROM A SELF-TIMED LOGIC BIT STREAM GENERATOR IN AN ENTROPY STORAGE RING
|
|
|
Patent #:
|
|
Issue Dt:
|
07/28/2015
|
Application #:
|
14037319
|
Filing Dt:
|
09/25/2013
|
Publication #:
|
|
Pub Dt:
|
03/26/2015
| | | | |
Title:
|
ENTROPY STORAGE RING HAVING STAGES WITH FEEDBACK INPUTS
|
|
|
Patent #:
|
|
Issue Dt:
|
08/08/2017
|
Application #:
|
14074469
|
Filing Dt:
|
11/07/2013
|
Publication #:
|
|
Pub Dt:
|
05/07/2015
| | | | |
Title:
|
HARDWARE FIRST COME FIRST SERVE ARBITER USING MULTIPLE REQUEST BUCKETS
|
|
|
Patent #:
|
NONE
|
Issue Dt:
|
|
Application #:
|
14074606
|
Filing Dt:
|
11/07/2013
|
Publication #:
|
|
Pub Dt:
|
05/07/2015
| | | | |
Title:
|
LINKER THAT STATICALLY ALLOCATES NON-MEMORY RESOURCES AT LINK TIME
|
|
|
Patent #:
|
|
Issue Dt:
|
12/29/2015
|
Application #:
|
14074623
|
Filing Dt:
|
11/07/2013
|
Publication #:
|
|
Pub Dt:
|
05/07/2015
| | | | |
Title:
|
HIERARCHICAL RESOURCE POOLS IN A LINKER
|
|
|
Patent #:
|
|
Issue Dt:
|
09/05/2017
|
Application #:
|
14074632
|
Filing Dt:
|
11/07/2013
|
Publication #:
|
|
Pub Dt:
|
05/07/2015
| | | | |
Title:
|
RESOURCE ALLOCATION WITH HIERARCHICAL SCOPE
|
|
|
Patent #:
|
|
Issue Dt:
|
02/16/2016
|
Application #:
|
14074640
|
Filing Dt:
|
11/07/2013
|
Publication #:
|
|
Pub Dt:
|
05/07/2015
| | | | |
Title:
|
ALLOCATE INSTRUCTION AND API CALL THAT CONTAIN A SYBMOL FOR A NON-MEMORY RESOURCE
|
|
|
Patent #:
|
|
Issue Dt:
|
01/31/2017
|
Application #:
|
14151643
|
Filing Dt:
|
01/09/2014
|
Publication #:
|
|
Pub Dt:
|
07/09/2015
| | | | |
Title:
|
AUTOMATON HARDWARE ENGINE EMPLOYING MEMORY-EFFICIENT TRANSITION TABLE INDEXING
|
|
|
Patent #:
|
|
Issue Dt:
|
08/08/2017
|
Application #:
|
14151666
|
Filing Dt:
|
01/09/2014
|
Publication #:
|
|
Pub Dt:
|
07/09/2015
| | | | |
Title:
|
COMMAND-DRIVEN NFA HARDWARE ENGINE THAT ENCODES MULTIPLE AUTOMATONS
|
|
|
Patent #:
|
|
Issue Dt:
|
10/11/2016
|
Application #:
|
14151677
|
Filing Dt:
|
01/09/2014
|
Publication #:
|
|
Pub Dt:
|
07/09/2015
| | | | |
Title:
|
TRANSACTIONAL MEMORY HAVING LOCAL CAM AND NFA RESOURCES
|
|
|
Patent #:
|
|
Issue Dt:
|
08/16/2016
|
Application #:
|
14151688
|
Filing Dt:
|
01/09/2014
|
Publication #:
|
|
Pub Dt:
|
07/09/2015
| | | | |
Title:
|
NFA BYTE DETECTOR
|
|
|
Patent #:
|
|
Issue Dt:
|
07/23/2019
|
Application #:
|
14151699
|
Filing Dt:
|
01/09/2014
|
Publication #:
|
|
Pub Dt:
|
07/09/2015
| | | | |
Title:
|
NFA COMPLETION NOTIFICATION
|
|
|
Patent #:
|
|
Issue Dt:
|
03/29/2016
|
Application #:
|
14151730
|
Filing Dt:
|
01/09/2014
|
Publication #:
|
|
Pub Dt:
|
07/09/2015
| | | | |
Title:
|
DEDICATED EGRESS FAST PATH FOR NON-MATCHING PACKETS IN AN OPENFLOW SWITCH
|
|
|
Patent #:
|
|
Issue Dt:
|
09/05/2017
|
Application #:
|
14172844
|
Filing Dt:
|
02/04/2014
|
Publication #:
|
|
Pub Dt:
|
08/06/2015
| | | | |
Title:
|
NETWORK INTERFACE DEVICE THAT MAPS HOST BUS WRITES OF CONFIGURATION INFORMATION FOR VIRTUAL NIDS INTO A SMALL TRANSACTIONAL MEMORY
|
|
|
Patent #:
|
NONE
|
Issue Dt:
|
|
Application #:
|
14172851
|
Filing Dt:
|
02/04/2014
|
Publication #:
|
|
Pub Dt:
|
08/06/2015
| | | | |
Title:
|
NETWORK INTERFACE DEVICE THAT ALERTS A MONITORING PROCESSOR IF CONFIGURATION OF A VIRTUAL NID IS CHANGED
|
|
|
Patent #:
|
|
Issue Dt:
|
01/03/2017
|
Application #:
|
14172856
|
Filing Dt:
|
02/04/2014
|
Publication #:
|
|
Pub Dt:
|
08/06/2015
| | | | |
Title:
|
TRANSACTIONAL MEMORY THAT PERFORMS A PROGRAMMABLE ADDRESS TRANSLATION IF A DAT BIT IN A TRANSACTIONAL MEMORY WRITE COMMAND IS SET
|
|
|
Patent #:
|
NONE
|
Issue Dt:
|
|
Application #:
|
14172862
|
Filing Dt:
|
02/04/2014
|
Publication #:
|
|
Pub Dt:
|
08/06/2015
| | | | |
Title:
|
TRANSACTIONAL MEMORY THAT IS PROGRAMMABLE TO OUTPUT AN ALERT IF A PREDETERMINED MEMORY WRITE OCCURS
|
|
|
Patent #:
|
|
Issue Dt:
|
02/28/2017
|
Application #:
|
14184455
|
Filing Dt:
|
02/19/2014
|
Publication #:
|
|
Pub Dt:
|
08/20/2015
| | | | |
Title:
|
GUARANTEED IN-ORDER PACKET DELIVERY
|
|
|
Patent #:
|
|
Issue Dt:
|
04/19/2016
|
Application #:
|
14205824
|
Filing Dt:
|
03/12/2014
|
Publication #:
|
|
Pub Dt:
|
09/17/2015
| | | | |
Title:
|
INSTANTANEOUS RANDOM EARLY DETECTION PACKET DROPPING
|
|
|
Patent #:
|
|
Issue Dt:
|
07/24/2018
|
Application #:
|
14231028
|
Filing Dt:
|
03/31/2014
|
Publication #:
|
|
Pub Dt:
|
10/01/2015
| | | | |
Title:
|
CHAINED-INSTRUCTION DISPATCHER
|
|
|
Patent #:
|
|
Issue Dt:
|
11/08/2016
|
Application #:
|
14251592
|
Filing Dt:
|
04/12/2014
|
Publication #:
|
|
Pub Dt:
|
10/15/2015
| | | | |
Title:
|
PICOENGINE MULTI-PROCESSOR WITH TASK ASSIGNMENT
|
|
|
Patent #:
|
|
Issue Dt:
|
11/01/2016
|
Application #:
|
14251599
|
Filing Dt:
|
04/12/2014
|
Publication #:
|
|
Pub Dt:
|
10/15/2015
| | | | |
Title:
|
PICOENGINE MULTI-PROCESSOR WITH POWER CONTROL MANAGEMENT
|
|
|
Patent #:
|
|
Issue Dt:
|
07/02/2019
|
Application #:
|
14263999
|
Filing Dt:
|
04/28/2014
|
Publication #:
|
|
Pub Dt:
|
08/21/2014
| | | | |
Title:
|
PACKET PREDICTION IN A MULTI-PROTOCOL LABEL SWITCHING NETWORK USING OPENFLOW MESSAGING
|
|
|
Patent #:
|
|
Issue Dt:
|
04/02/2019
|
Application #:
|
14264003
|
Filing Dt:
|
04/28/2014
|
Publication #:
|
|
Pub Dt:
|
08/21/2014
| | | | |
Title:
|
PACKET PREDICTION IN A MULTI-PROTOCOL LABEL SWITCHING NETWORK USING OPERATION, ADMINISTRATION, AND MAINTENANCE (OAM) MESSAGING
|
|
|
Patent #:
|
|
Issue Dt:
|
07/24/2018
|
Application #:
|
14267298
|
Filing Dt:
|
05/01/2014
|
Publication #:
|
|
Pub Dt:
|
11/05/2015
| | | | |
Title:
|
KICK-STARTED RUN-TO-COMPLETION PROCESSOR HAVING NO INSTRUCTION COUNTER
|
|
|
Patent #:
|
|
Issue Dt:
|
07/24/2018
|
Application #:
|
14267329
|
Filing Dt:
|
05/01/2014
|
Publication #:
|
|
Pub Dt:
|
11/05/2015
| | | | |
Title:
|
KICK-STARTED RUN-TO-COMPLETION PROCESSING METHOD THAT DOES NOT INVOLVE AN INSTRUCTION COUNTER
|
|
|
Patent #:
|
|
Issue Dt:
|
12/01/2020
|
Application #:
|
14267342
|
Filing Dt:
|
05/01/2014
|
Publication #:
|
|
Pub Dt:
|
11/05/2015
| | | | |
Title:
|
TABLE FETCH PROCESSOR INSTRUCTION USING TABLE NUMBER TO BASE ADDRESS TRANSLATION
|
|
|
Patent #:
|
|
Issue Dt:
|
11/12/2019
|
Application #:
|
14267362
|
Filing Dt:
|
05/01/2014
|
Publication #:
|
|
Pub Dt:
|
11/05/2015
| | | | |
Title:
|
POP STACK ABSOLUTE INSTRUCTION
|
|
|
Patent #:
|
|
Issue Dt:
|
06/30/2015
|
Application #:
|
14287012
|
Filing Dt:
|
05/24/2014
|
Publication #:
|
|
Pub Dt:
|
09/11/2014
| | | | |
Title:
|
TRANSACTIONAL MEMORY THAT PERFORMS AN ATOMIC METERING COMMAND
|
|
|
Patent #:
|
|
Issue Dt:
|
11/08/2016
|
Application #:
|
14311212
|
Filing Dt:
|
06/20/2014
|
Publication #:
|
|
Pub Dt:
|
12/24/2015
| | | | |
Title:
|
PROCESSOR HAVING A TRIPWIRE BUS PORT AND EXECUTING A TRIPWIRE INSTRUCTION
|
|
|
Patent #:
|
|
Issue Dt:
|
11/15/2016
|
Application #:
|
14311217
|
Filing Dt:
|
06/20/2014
|
Publication #:
|
|
Pub Dt:
|
12/24/2015
| | | | |
Title:
|
MULTI-PROCESSOR SYSTEM HAVING TRIPWIRE DATA MERGING AND COLLISION DETECTION
|
|
|
Patent #:
|
|
Issue Dt:
|
11/28/2017
|
Application #:
|
14311222
|
Filing Dt:
|
06/20/2014
|
Publication #:
|
|
Pub Dt:
|
12/24/2015
| | | | |
Title:
|
SKIP INSTRUCTION TO SKIP A NUMBER OF INSTRUCTIONS ON A PREDICATE
|
|
|
Patent #:
|
|
Issue Dt:
|
12/13/2016
|
Application #:
|
14311225
|
Filing Dt:
|
06/20/2014
|
Publication #:
|
|
Pub Dt:
|
12/24/2015
| | | | |
Title:
|
EFFICIENT CONDITIONAL INSTRUCTION HAVING COMPANION LOAD PREDICATE BITS INSTRUCTION
|
|
|
Patent #:
|
|
Issue Dt:
|
02/16/2016
|
Application #:
|
14321732
|
Filing Dt:
|
07/01/2014
|
Publication #:
|
|
Pub Dt:
|
01/07/2016
| | | | |
Title:
|
MERGING PCP FLOWS AS THEY ARE ASSIGNED TO A SINGLE VIRTUAL CHANNEL
|
|
|
Patent #:
|
|
Issue Dt:
|
02/23/2016
|
Application #:
|
14321744
|
Filing Dt:
|
07/01/2014
|
Publication #:
|
|
Pub Dt:
|
01/07/2016
| | | | |
Title:
|
REORDERING PCP FLOWS AS THEY ARE ASSIGNED TO VIRTUAL CHANNELS
|
|
|
Patent #:
|
|
Issue Dt:
|
12/06/2016
|
Application #:
|
14321756
|
Filing Dt:
|
07/01/2014
|
Publication #:
|
|
Pub Dt:
|
01/07/2016
| | | | |
Title:
|
HIGH-SPEED DEQUEUING OF BUFFER IDS IN FRAME STORING SYSTEM
|
|
|
Patent #:
|
|
Issue Dt:
|
02/09/2016
|
Application #:
|
14321762
|
Filing Dt:
|
07/01/2014
|
Publication #:
|
|
Pub Dt:
|
01/07/2016
| | | | |
Title:
|
INVERSE PCP FLOW REMAPPING FOR PFC PAUSE FRAME GENERATION
|
|
|
Patent #:
|
|
Issue Dt:
|
03/14/2017
|
Application #:
|
14326367
|
Filing Dt:
|
07/08/2014
|
Publication #:
|
|
Pub Dt:
|
01/14/2016
| | | | |
Title:
|
MULTI-PROCESSOR WITH EFFICIENT SEARCH KEY PROCESSING
|
|
|
Patent #:
|
|
Issue Dt:
|
06/13/2017
|
Application #:
|
14326372
|
Filing Dt:
|
07/08/2014
|
Publication #:
|
|
Pub Dt:
|
01/14/2016
| | | | |
Title:
|
EFFICIENT SEARCH KEY CONTROLLER WITH STANDARD BUS INTERFACE, EXTERNAL MEMORY INTERFACE, AND INTERLAKEN LOOKASIDE INTERFACE
|
|
|
Patent #:
|
|
Issue Dt:
|
03/14/2017
|
Application #:
|
14326381
|
Filing Dt:
|
07/08/2014
|
Publication #:
|
|
Pub Dt:
|
01/14/2016
| | | | |
Title:
|
ISLAND-BASED NETWORK FLOW PROCESSOR WITH EFFICIENT SEARCH KEY PROCESSING
|
|
|
Patent #:
|
|
Issue Dt:
|
04/25/2017
|
Application #:
|
14326388
|
Filing Dt:
|
07/08/2014
|
Publication #:
|
|
Pub Dt:
|
01/14/2016
| | | | |
Title:
|
EFFICIENT SEARCH KEY PROCESSING METHOD
|
|
|
Patent #:
|
|
Issue Dt:
|
12/08/2015
|
Application #:
|
14448841
|
Filing Dt:
|
07/31/2014
|
Title:
|
DDR Retiming Circuit
|
|
|
Patent #:
|
|
Issue Dt:
|
09/05/2017
|
Application #:
|
14448906
|
Filing Dt:
|
07/31/2014
|
Publication #:
|
|
Pub Dt:
|
02/04/2016
| | | | |
Title:
|
PICOENGINE HAVING A HASH GENERATOR WITH REMAINDER INPUT S-BOX NONLINEARIZING
|
|
|
Patent #:
|
|
Issue Dt:
|
02/21/2017
|
Application #:
|
14448980
|
Filing Dt:
|
07/31/2014
|
Publication #:
|
|
Pub Dt:
|
02/04/2016
| | | | |
Title:
|
GENERATING A HASH USING S-BOX NONLINEARIZING OF A REMAINDER INPUT
|
|
|
Patent #:
|
|
Issue Dt:
|
07/04/2017
|
Application #:
|
14464690
|
Filing Dt:
|
08/20/2014
|
Publication #:
|
|
Pub Dt:
|
02/25/2016
| | | | |
Title:
|
PACKET ENGINE THAT USES PPI ADDRESSING
|
|
|
Patent #:
|
|
Issue Dt:
|
01/31/2017
|
Application #:
|
14464692
|
Filing Dt:
|
08/20/2014
|
Publication #:
|
|
Pub Dt:
|
02/25/2016
| | | | |
Title:
|
PPI ALLOCATION REQUEST AND RESPONSE FOR ACCESSING A MEMORY SYSTEM
|
|
|
Patent #:
|
|
Issue Dt:
|
08/09/2016
|
Application #:
|
14464697
|
Filing Dt:
|
08/20/2014
|
Publication #:
|
|
Pub Dt:
|
02/25/2016
| | | | |
Title:
|
CPP BUS TRANSACTION VALUE HAVING A PAM/LAM SELECTION CODE FIELD
|
|
|
Patent #:
|
|
Issue Dt:
|
01/17/2017
|
Application #:
|
14464700
|
Filing Dt:
|
08/20/2014
|
Publication #:
|
|
Pub Dt:
|
02/25/2016
| | | | |
Title:
|
PPI DE-ALLOCATE CPP BUS COMMAND
|
|
|
Patent #:
|
|
Issue Dt:
|
12/04/2018
|
Application #:
|
14492013
|
Filing Dt:
|
09/20/2014
|
Publication #:
|
|
Pub Dt:
|
03/24/2016
| | | | |
Title:
|
ADDRESSLESS MERGE COMMAND WITH DATA ITEM IDENTIFIER
|
|
|
Patent #:
|
|
Issue Dt:
|
12/19/2017
|
Application #:
|
14492015
|
Filing Dt:
|
09/20/2014
|
Publication #:
|
|
Pub Dt:
|
03/24/2016
| | | | |
Title:
|
CHAINED CPP COMMAND
|
|
|
Patent #:
|
|
Issue Dt:
|
11/01/2016
|
Application #:
|
14507602
|
Filing Dt:
|
10/06/2014
|
Publication #:
|
|
Pub Dt:
|
04/07/2016
| | | | |
Title:
|
INSTANTANEOUS RANDOM EARLY DETECTION PACKET DROPPING WITH DROP PRECEDENCE
|
|
|
Patent #:
|
|
Issue Dt:
|
03/07/2017
|
Application #:
|
14507621
|
Filing Dt:
|
10/06/2014
|
Publication #:
|
|
Pub Dt:
|
04/07/2016
| | | | |
Title:
|
GLOBAL RANDOM EARLY DETECTION PACKET DROPPING BASED ON AVAILABLE MEMORY
|
|
|
Patent #:
|
|
Issue Dt:
|
05/02/2017
|
Application #:
|
14507643
|
Filing Dt:
|
10/06/2014
|
Publication #:
|
|
Pub Dt:
|
04/07/2016
| | | | |
Title:
|
PACKET STORAGE DISTRIBUTION BASED ON AVAILABLE MEMORY
|
|
|
Patent #:
|
|
Issue Dt:
|
07/11/2017
|
Application #:
|
14507652
|
Filing Dt:
|
10/06/2014
|
Publication #:
|
|
Pub Dt:
|
04/07/2016
| | | | |
Title:
|
SIMULTANEOUS QUEUE RANDOM EARLY DETECTION DROPPING AND GLOBAL RANDOM EARLY DETECTION DROPPING SYSTEM
|
|