|
Total properties:
19
|
|
|
|
Patent #:
|
|
Issue Dt:
|
|
Application #:
|
05260258
|
Filing Dt:
|
|
|
Title:
|
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
06/11/1985
|
Application #:
|
06462056
|
Filing Dt:
|
01/28/1983
|
|
Title:
|
SYNCHRONOUS COMMUNICATIONS MULTIPLEXER
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
04/07/1987
|
Application #:
|
06622912
|
Filing Dt:
|
06/21/1984
|
|
Title:
|
VIDEO TERMINAL
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
11/19/1991
|
Application #:
|
06706142
|
Filing Dt:
|
02/27/1985
|
|
Title:
|
MULTIPROCESSOR COMPUTER SYSTEM EMPLOYING A PLURALITY OF TIGHTLY COUPLED PROCESSORS WITH INTERRUPT VECTOR BUS
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
05/10/1988
|
Application #:
|
06733173
|
Filing Dt:
|
05/13/1985
|
|
Title:
|
MULTIPLE PATH MULTIPLEXED HOST TO NETWORK DATA COMMUNICATION SYSTEM
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
07/05/1988
|
Application #:
|
06749581
|
Filing Dt:
|
06/27/1985
|
|
Title:
|
HIERARCHICAL CACHE MEMORY SYSTEM AND METHOD
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
03/08/1988
|
Application #:
|
06914094
|
Filing Dt:
|
10/01/1986
|
|
Title:
|
DOUBLE SIDED MOUNTING MODULE FOR SURFACE MOUNT INTEGRATED CIRCUITS
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
05/24/1988
|
Application #:
|
06920625
|
Filing Dt:
|
10/20/1986
|
|
Title:
|
BI-PHASE DECODER
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
01/14/1992
|
Application #:
|
07173211
|
Filing Dt:
|
03/24/1988
|
|
Title:
|
ADVANCE POLLING BUS ARBITER FOR USE IN MULTIPLE BUS SYSTEM
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
03/19/1991
|
Application #:
|
07173212
|
Filing Dt:
|
03/24/1988
|
|
Title:
|
BUS STRUCTURE FOR OVERLAPPED DATA TRANSFER
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
03/19/1991
|
Application #:
|
07173212
|
Filing Dt:
|
03/24/1988
|
|
Title:
|
BUS STRUCTURE FOR OVERLAPPED DATA TRANSFER
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
09/25/1990
|
Application #:
|
07173222
|
Filing Dt:
|
03/24/1988
|
|
Title:
|
SYSTEM FOR MONITORING AND CAPTURING BUS DATA IN A COMPUTER
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
08/28/1990
|
Application #:
|
07173406
|
Filing Dt:
|
03/24/1988
|
|
Title:
|
CACHE MEMORY ADDRESS MODIFIER FOR DYNAMIC ALTERATION OF CACHE BLOCK FETCH SEQUENCE
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
02/05/1991
|
Application #:
|
07401511
|
Filing Dt:
|
08/30/1989
|
|
Title:
|
REAL-TIME DATA PROCESSING SYSTEM
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
12/10/1991
|
Application #:
|
07642457
|
Filing Dt:
|
01/17/1991
|
|
Title:
|
REAL-TIME DATA PROCESSING SYSTEM
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
09/08/1992
|
Application #:
|
07758726
|
Filing Dt:
|
09/09/1991
|
|
Title:
|
METHOD AND APPARATUS FOR SHARING INFORMATION BETWEEN A PLURALITY OF PROCESSING UNITS
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
10/19/1993
|
Application #:
|
07758893
|
Filing Dt:
|
09/11/1991
|
|
Title:
|
MUTIPROCESSOR SYSTEM WITH REFLECTIVE MEMORY DATA TRANSFER DEVICE
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
12/03/1996
|
Application #:
|
08135664
|
Filing Dt:
|
10/13/1993
|
|
Title:
|
MULTIPROCESSOR SYSTEM WITH REFLECTIVE MEMORY DATA TRANSFER DEVICE
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
06/15/1999
|
Application #:
|
08880224
|
Filing Dt:
|
06/23/1997
|
|
Title:
|
APPARATUS AND METHOD FOR FORMING A SUM IN A SIGNAL PROCESSING SYSTEM
|
|
