skip navigationU S P T O SealUnited States Patent and Trademark Office AOTW logo
Home|Site Index|Search|Guides|Contacts|eBusiness|eBiz alerts|News|Help
Assignments on the Web > Patent Query
Patent Assignment Details
NOTE:Results display only for issued patents and published applications. For pending or abandoned applications please consult USPTO staff.

Reel/Frame:042044/0745   Pages: 5
Recorded: 03/21/2017
Attorney Dkt #:MEIGI-MEI2PC-JT-170321
Conveyance: CHANGE OF NAME (SEE DOCUMENT FOR DETAILS).
Total properties: 29
1
Patent #:
Issue Dt:
09/05/2000
Application #:
09091823
Filing Dt:
07/01/1998
Title:
SOUND REPRODUCING SPEED CONVERTER
2
Patent #:
Issue Dt:
11/04/2003
Application #:
09654070
Filing Dt:
09/01/2000
Title:
A LEADFRAME FOR A SEMICONDUCTOR DEVICE HAVING LEADS WITH LAND ELECTODES
3
Patent #:
Issue Dt:
08/09/2005
Application #:
09674442
Filing Dt:
11/01/2000
Title:
EXCITATION VECTOR GENERATNG APPARATUS AND SPEECH CODING/ DECODING APPARATUS.
4
Patent #:
Issue Dt:
04/08/2003
Application #:
09678794
Filing Dt:
10/04/2000
Title:
COOLING ELEMENT AND COOLING APPARATUS USING THE SAME
5
Patent #:
Issue Dt:
12/24/2002
Application #:
09745412
Filing Dt:
12/26/2000
Publication #:
Pub Dt:
11/15/2001
Title:
SEMICONDUCTOR DEVICE AND METHOD FOR THE FABRICATION THEREOF
6
Patent #:
Issue Dt:
02/10/2004
Application #:
09746530
Filing Dt:
12/21/2000
Publication #:
Pub Dt:
06/27/2002
Title:
EFFICIENT, PRECISE RF MODULATION USING MULTIPLE AMPLIFIER STAGES
7
Patent #:
Issue Dt:
01/03/2006
Application #:
09833967
Filing Dt:
04/11/2001
Publication #:
Pub Dt:
11/28/2002
Title:
HIGH QUALITY POWER RAMPING IN A COMMUNICATIONS TRANSMITTER
8
Patent #:
Issue Dt:
07/04/2006
Application #:
09942448
Filing Dt:
08/29/2001
Publication #:
Pub Dt:
06/24/2004
Title:
METHOD AND APPARATUS FOR IMPEDANCE MATCHING IN AN AMPLIFIER USING LUMPED AND DISTRIBUTED INDUCTANCE
9
Patent #:
Issue Dt:
04/13/2004
Application #:
09971731
Filing Dt:
10/09/2001
Publication #:
Pub Dt:
08/15/2002
Title:
LEADFRAME, RESIN-MOLDED SEMICONDUCTOR DEVICE INCLUDING THE LEADFRAME, METHOD OF MAKING THE LEADFRAME AND METHOD FOR MANUFACTURING THE DEVICE
10
Patent #:
Issue Dt:
10/28/2003
Application #:
09985883
Filing Dt:
11/06/2001
Publication #:
Pub Dt:
03/14/2002
Title:
LEADFRAME AND METHOD FOR MANUFACTURING RESIN-MOLDED SEMICONDUCTOR DEVICE
11
Patent #:
Issue Dt:
03/15/2005
Application #:
09992049
Filing Dt:
11/21/2001
Publication #:
Pub Dt:
11/13/2003
Title:
SWITCH MODE POWER SUPPLY AND DRIVING METHOD FOR EFFICIENT RF AMPLIFICATION
12
Patent #:
Issue Dt:
11/25/2003
Application #:
09997743
Filing Dt:
11/30/2001
Publication #:
Pub Dt:
06/05/2003
Title:
DIFFERENTIAL RF/MICROWAVE POWER AMPLIFIER USING INDEPENDENT SYNCHRONIZED POLAR MODULATORS
13
Patent #:
Issue Dt:
08/29/2006
Application #:
10013209
Filing Dt:
12/07/2001
Publication #:
Pub Dt:
06/12/2003
Title:
COMBINED LOW-IF/DIRECT DOWN CONVERSION BASEBAND ARCHITECTURE FOR 3G GSM/WCDMA RECEIVERS
14
Patent #:
Issue Dt:
03/23/2004
Application #:
10083160
Filing Dt:
02/27/2002
Publication #:
Pub Dt:
09/05/2002
Title:
RESIN-ENCAPSULATED SEMICONDUCTOR DEVICE AND METHOD FOR MANUFACTURING THE SAME
15
Patent #:
Issue Dt:
01/06/2004
Application #:
10083311
Filing Dt:
02/27/2002
Publication #:
Pub Dt:
09/05/2002
Title:
LEAD FRAME
16
Patent #:
Issue Dt:
02/06/2007
Application #:
10112568
Filing Dt:
03/29/2002
Publication #:
Pub Dt:
10/09/2003
Title:
SINGLE-INSTRUCTION MULTIPLE-DATA (SIMD)-BASED ALGORITHMS FOR PROCESSING VIDEO DATA
17
Patent #:
Issue Dt:
07/06/2004
Application #:
10115298
Filing Dt:
04/02/2002
Publication #:
Pub Dt:
10/02/2003
Title:
METHOD AND APPARATUS FOR COMBINING TWO AC WAVEFORMS
18
Patent #:
Issue Dt:
06/10/2008
Application #:
10161719
Filing Dt:
06/05/2002
Publication #:
Pub Dt:
12/05/2002
Title:
SEMICONDUCTOR MODULE
19
Patent #:
Issue Dt:
03/01/2005
Application #:
10387458
Filing Dt:
03/14/2003
Publication #:
Pub Dt:
09/25/2003
Title:
A RESIN-MOLDED SEMICONDUCTOR DEVICE
20
Patent #:
Issue Dt:
05/09/2006
Application #:
10454906
Filing Dt:
06/04/2003
Publication #:
Pub Dt:
12/09/2004
Title:
DIGITAL TIME ALIGNMENT IN A POLAR MODULATOR
21
Patent #:
Issue Dt:
05/01/2007
Application #:
10530990
Filing Dt:
04/12/2005
Publication #:
Pub Dt:
01/12/2006
Title:
TRANSMISSION DEVICE AND DELAY TIME ADJUSTMENT METHOD THEREOF
22
Patent #:
Issue Dt:
08/15/2006
Application #:
10653940
Filing Dt:
09/04/2003
Publication #:
Pub Dt:
03/25/2004
Title:
POWER SUPPLY WIRING METHOD FOR SEMICONDUCTOR INTEGRATED CIRCUIT AND SEMICONDUCTOR INTEGRATED CIRCUIT
23
Patent #:
Issue Dt:
01/10/2006
Application #:
10702603
Filing Dt:
11/07/2003
Publication #:
Pub Dt:
05/20/2004
Title:
LEADFRAME, RESIN-MOLDED SEMICONDUCTOR DEVICE INCLUDING THE LEADFRAME, METHOD OF MAKING THE LEADFRAME AND METHOD FOR MANUFACTURING THE DEVICE
24
Patent #:
Issue Dt:
10/24/2006
Application #:
11042163
Filing Dt:
01/26/2005
Publication #:
Pub Dt:
06/23/2005
Title:
SEMICONDUCTOR DEVICE AND METHOD FOR THE FABRICATION THEREOF GRINDING FRAME PORTION SUCH THAT PLURAL ELECTRODE CONSTITUENT PORTIONS
25
Patent #:
Issue Dt:
06/05/2007
Application #:
11172387
Filing Dt:
06/29/2005
Publication #:
Pub Dt:
01/05/2006
Title:
HIGH-QUALITY POWER RAMPING IN A COMMUNICATIONS TRANSMITTER
26
Patent #:
Issue Dt:
04/17/2007
Application #:
11194047
Filing Dt:
07/28/2005
Publication #:
Pub Dt:
01/05/2006
Title:
METHOD AND APPARATUS FOR IMPEDANCE MATCHING IN AN AMPLIFIER USING LUMPED AND DISTRIBUTED INDUCTANCE
27
Patent #:
Issue Dt:
12/18/2007
Application #:
11484683
Filing Dt:
07/12/2006
Publication #:
Pub Dt:
11/09/2006
Title:
SEMICONDUCTOR DEVICE AND METHOD FOR THE FABRICATION THEREOF INCLUDING GRINDING A MAJOR PORTION OF THE FRAME
28
Patent #:
Issue Dt:
11/13/2007
Application #:
11503179
Filing Dt:
08/14/2006
Publication #:
Pub Dt:
02/15/2007
Title:
COMBINED LOW-IF/DIRECT DOWN CONVERSION BASEBAND ARCHITECTURE FOR 3G GSM/WCDMA RECEIVERS
29
Patent #:
Issue Dt:
11/04/2008
Application #:
11614127
Filing Dt:
12/21/2006
Publication #:
Pub Dt:
06/28/2007
Title:
SEMICONDUCTOR LEAKAGE CURRENT DETECTOR AND LEAKAGE CURRENT MEASUREMENT METHOD, SEMICONDUCTOR LEAKAGE CURRENT DETECTOR WITH VOLTAGE TRIMMING FUNCTION AND REFERENCE VOLTAGE TRIMMING METHOD, AND SEMICONDUCTOR INTERGRATED CIRCUIT THEREOF
Assignor
1
Exec Dt:
10/01/2008
Assignee
1
1006, OAZA KADOMA, KADOMA-SHI
OSAKA, JAPAN 571-8501
Correspondence name and address
PANASONIC CORPORATION
2-1-61, SHIROMI, CHUO-KU
7F OBP PANASONIC TOWER
OSAKA, 540-6207 JAPAN

Search Results as of: 05/23/2024 03:51 AM
If you have any comments or questions concerning the data displayed, contact PRD / Assignments at 571-272-3350. v.2.6
Web interface last modified: August 25, 2017 v.2.6
| .HOME | INDEX| SEARCH | eBUSINESS | CONTACT US | PRIVACY STATEMENT