|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
06/10/2003
|
Application #:
|
09944347
|
Filing Dt:
|
08/30/2001
|
|
Publication #:
|
|
Pub Dt:
|
02/28/2002
| | | | |
|
Title:
|
METAL REDISTRIBUTION LAYER HAVING SOLDERABLE PADS AND WIRE BONDABLE PADS
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
10/10/2006
|
Application #:
|
09971748
|
Filing Dt:
|
10/04/2001
|
|
Publication #:
|
|
Pub Dt:
|
04/11/2002
| | | | |
|
Title:
|
PHASE-LOCKED LOOP CIRCUIT
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
01/11/2005
|
Application #:
|
10001557
|
Filing Dt:
|
10/24/2001
|
|
Publication #:
|
|
Pub Dt:
|
05/30/2002
| | | | |
|
Title:
|
SELF-ALIGNED NON-VOLATILE MEMORY CELL
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
07/22/2003
|
Application #:
|
10005317
|
Filing Dt:
|
11/06/2001
|
|
Publication #:
|
|
Pub Dt:
|
05/15/2003
| | | | |
|
Title:
|
DUAL MODE HIGH VOLTAGE POWER SUPPLY FOR PROVIDING INCREASED SPEED IN PROGRAMMING DURING TESTING OF LOW VOLTAGE NON-VOLATILE MEMORIES
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
09/09/2003
|
Application #:
|
10039916
|
Filing Dt:
|
10/29/2001
|
|
Publication #:
|
|
Pub Dt:
|
05/01/2003
| | | | |
|
Title:
|
HIGH VOLTAGE BIT/COLUMN LATCH FOR VCC OPERATION
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
11/18/2003
|
Application #:
|
10071605
|
Filing Dt:
|
02/08/2002
|
|
Publication #:
|
|
Pub Dt:
|
09/26/2002
| | | | |
|
Title:
|
DEVICE GENERATING A PRECISE REFERENCE VOLTAGE
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
11/19/2002
|
Application #:
|
10071612
|
Filing Dt:
|
02/08/2002
|
|
Publication #:
|
|
Pub Dt:
|
08/15/2002
| | | | |
|
Title:
|
SLAVED SUPPLY FOR SERIAL LINK, OF MASTER SLAVE TYPE
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
11/01/2005
|
Application #:
|
10071929
|
Filing Dt:
|
02/06/2002
|
|
Publication #:
|
|
Pub Dt:
|
08/15/2002
| | | | |
|
Title:
|
DETECTING REDIRECTION DURING DATA TRANSMISSION
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
08/19/2003
|
Application #:
|
10121377
|
Filing Dt:
|
04/11/2002
|
|
Title:
|
SINGLE-ENDED CURRENT SENSE AMPLIFIER
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
09/23/2003
|
Application #:
|
10143225
|
Filing Dt:
|
05/09/2002
|
|
Title:
|
ULTRA SMALL THIN WINDOWS IN FLOATING GATE TRANSISTORS DEFINED BY LOST NITRIDE SPACERS
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
10/04/2005
|
Application #:
|
10145160
|
Filing Dt:
|
05/13/2002
|
|
Publication #:
|
|
Pub Dt:
|
11/21/2002
| | | | |
|
Title:
|
Tuned antenna resonant circuit of a passive transponder
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
08/24/2004
|
Application #:
|
10167959
|
Filing Dt:
|
06/11/2002
|
|
Publication #:
|
|
Pub Dt:
|
01/02/2003
| | | | |
|
Title:
|
PROCESS FOR MANUFACTURING A DMOS TRANSISTOR
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
04/12/2005
|
Application #:
|
10167961
|
Filing Dt:
|
06/11/2002
|
|
Publication #:
|
|
Pub Dt:
|
01/02/2003
| | | | |
|
Title:
|
PROCESS FOR MANUFACTURING A DMOS TRANSISTOR
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
08/23/2005
|
Application #:
|
10170098
|
Filing Dt:
|
06/11/2002
|
|
Publication #:
|
|
Pub Dt:
|
01/02/2003
| | | | |
|
Title:
|
PROCESS FOR DOPING A SEMICONDUCTOR BODY
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
07/22/2003
|
Application #:
|
10201093
|
Filing Dt:
|
07/22/2002
|
|
Title:
|
METHOD OF PREVENTING SHIFT OF ALIGNMENT MARKS DURING RAPID THERMAL PROCESSING
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
04/19/2005
|
Application #:
|
10202077
|
Filing Dt:
|
07/23/2002
|
|
Publication #:
|
|
Pub Dt:
|
02/06/2003
| | | | |
|
Title:
|
PROCESS FOR THE TRANSFER OF DATA
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
02/10/2004
|
Application #:
|
10227061
|
Filing Dt:
|
08/22/2002
|
|
Title:
|
NANOCRYSTAL ELECTRON DEVICE
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
06/01/2004
|
Application #:
|
10232636
|
Filing Dt:
|
08/30/2002
|
|
Publication #:
|
|
Pub Dt:
|
03/04/2004
| | | | |
|
Title:
|
POWER-ON RESET CIRCUIT
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
09/23/2003
|
Application #:
|
10236670
|
Filing Dt:
|
09/06/2002
|
|
Publication #:
|
|
Pub Dt:
|
01/16/2003
| | | | |
|
Title:
|
METHOD OF FABRICATING A SELF-ALIGNED NON-VOLATILE MEMORY CELL
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
10/19/2004
|
Application #:
|
10242880
|
Filing Dt:
|
09/12/2002
|
|
Publication #:
|
|
Pub Dt:
|
03/27/2003
| | | | |
|
Title:
|
METHOD FOR GENERATING A TIME-LIMITED SIGNAL
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
07/01/2008
|
Application #:
|
10251401
|
Filing Dt:
|
09/20/2002
|
|
Publication #:
|
|
Pub Dt:
|
03/25/2004
| | | | |
|
Title:
|
SECURE MEMORY DEVICE FOR SMART CARDS
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
03/02/2004
|
Application #:
|
10267339
|
Filing Dt:
|
10/09/2002
|
|
Publication #:
|
|
Pub Dt:
|
02/06/2003
| | | | |
|
Title:
|
SENSE AMPLIFIER WITH CONFIGURABLE VOLTAGE SWING CONTROL
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
03/23/2004
|
Application #:
|
10267354
|
Filing Dt:
|
10/09/2002
|
|
Publication #:
|
|
Pub Dt:
|
03/06/2003
| | | | |
|
Title:
|
METHOD FOR FABRICATION OF A HIGH CAPACITANCE INTERPOLY DIELECTRIC
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
12/07/2004
|
Application #:
|
10278294
|
Filing Dt:
|
10/22/2002
|
|
Publication #:
|
|
Pub Dt:
|
05/06/2004
| | | | |
|
Title:
|
METHOD OF FORMING SHALLOW TRENCH ISOLATION STRUCTURE IN A SEMICONDUCTOR DEVICE
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
10/12/2004
|
Application #:
|
10279735
|
Filing Dt:
|
10/24/2002
|
|
Publication #:
|
|
Pub Dt:
|
04/24/2003
| | | | |
|
Title:
|
POWER SUPPLY CONTROLLER FOR ELECTRONIC CIRCUITS, COMPONENTS AND CORRESPONDING DEVICES
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
08/10/2004
|
Application #:
|
10295974
|
Filing Dt:
|
11/15/2002
|
|
Publication #:
|
|
Pub Dt:
|
05/20/2004
| | | | |
|
Title:
|
LOW POWER BANDGAP VOLTAGE REFERENCE CIRCUIT
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
02/06/2007
|
Application #:
|
10299993
|
Filing Dt:
|
11/19/2002
|
|
Publication #:
|
|
Pub Dt:
|
05/22/2003
| | | | |
|
Title:
|
DCDC VOLTAGE CONVERTER OVERLOAD DETECTOR, AND CORRESPONDING COMPONENT AND DEVICE
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
03/22/2005
|
Application #:
|
10308248
|
Filing Dt:
|
12/02/2002
|
|
Publication #:
|
|
Pub Dt:
|
06/05/2003
| | | | |
|
Title:
|
INTEGRATED RECEIVING/BACKSCATTERING ARRANGEMENT FOR CONTACTLESS DATA TRANSMISSION
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
07/26/2005
|
Application #:
|
10308249
|
Filing Dt:
|
12/02/2002
|
|
Publication #:
|
|
Pub Dt:
|
06/05/2003
| | | | |
|
Title:
|
METHOD AND CIRCUIT FOR OBTAINING FIELD STRENGTH INFORMATION
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
11/29/2005
|
Application #:
|
10310567
|
Filing Dt:
|
12/04/2002
|
|
Publication #:
|
|
Pub Dt:
|
06/26/2003
| | | | |
|
Title:
|
METHOD OF DETECTING A REDIRECTION OR RELAYING OF A CONTACTLESS DATA TRANSMISSION USING AT LEAST TWO SEQUENTIALLY DRIVEN TRANSMITTING ANTENNAS
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
05/11/2004
|
Application #:
|
10323614
|
Filing Dt:
|
12/18/2002
|
|
Publication #:
|
|
Pub Dt:
|
03/18/2004
| | | | |
|
Title:
|
FAST CONTROLLED OUTPUT BUFFER
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
07/25/2006
|
Application #:
|
10327321
|
Filing Dt:
|
12/20/2002
|
|
Publication #:
|
|
Pub Dt:
|
06/24/2004
| | | | |
|
Title:
|
VERY LOW MOISTURE O-RING AND METHOD FOR PREPARING THE SAME
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
12/14/2004
|
Application #:
|
10327336
|
Filing Dt:
|
12/20/2002
|
|
Publication #:
|
|
Pub Dt:
|
06/24/2004
| | | | |
|
Title:
|
MULTI-LEVEL MEMORY CELL WITH LATERAL FLOATING SPACERS
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
07/20/2004
|
Application #:
|
10328525
|
Filing Dt:
|
12/24/2002
|
|
Publication #:
|
|
Pub Dt:
|
03/25/2004
| | | | |
|
Title:
|
APPARATUS AND METHOD FOR DYNAMIC PROGRAM DECOMPRESSION
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
12/07/2004
|
Application #:
|
10328603
|
Filing Dt:
|
12/24/2002
|
|
Publication #:
|
|
Pub Dt:
|
03/11/2004
| | | | |
|
Title:
|
POWER-ON MANAGEMENT FOR VOLTAGE DOWN-CONVERTER
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
09/21/2004
|
Application #:
|
10328911
|
Filing Dt:
|
12/24/2002
|
|
Publication #:
|
|
Pub Dt:
|
03/11/2004
| | | | |
|
Title:
|
MODULAR CHARGE PUMP ARCHITECTURE
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
09/14/2004
|
Application #:
|
10348782
|
Filing Dt:
|
01/21/2003
|
|
Publication #:
|
|
Pub Dt:
|
07/22/2004
| | | | |
|
Title:
|
METHOD FOR COUNTING BEYOND ENDURANCE LIMITATIONS OF NON-VOLATILE MEMORIES
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
04/20/2004
|
Application #:
|
10352733
|
Filing Dt:
|
01/27/2003
|
|
Publication #:
|
|
Pub Dt:
|
04/29/2004
| | | | |
|
Title:
|
VARIABLE CHARGE PUMP CIRCUIT WITH DYNAMIC LOAD
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
10/12/2004
|
Application #:
|
10352734
|
Filing Dt:
|
01/27/2003
|
|
Publication #:
|
|
Pub Dt:
|
04/22/2004
| | | | |
|
Title:
|
FLASH MEMORY ARCHITECTURE WITH PAGE MODE ERASE USING NMOS AND PMOS ROW DECODING SCHEME
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
06/10/2008
|
Application #:
|
10353298
|
Filing Dt:
|
01/28/2003
|
|
Publication #:
|
|
Pub Dt:
|
07/17/2003
| | | | |
|
Title:
|
METHOD OF TRANSMITTING DATA WITH OPTIMIZED TRANSMISSION RATE USING PACKET HEADER THAT DEFINES DATA ENCODING PARAMETERS
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
06/22/2004
|
Application #:
|
10379484
|
Filing Dt:
|
03/03/2003
|
|
Publication #:
|
|
Pub Dt:
|
06/03/2004
| | | | |
|
Title:
|
SYSTEM AND METHOD FOR EXPANDING A PULSE WIDTH
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
07/20/2004
|
Application #:
|
10393583
|
Filing Dt:
|
03/20/2003
|
|
Title:
|
LOW POWER IMPLEMENTATION FOR INPUT SIGNALS OF INTEGRATED CIRCUITS
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
12/14/2004
|
Application #:
|
10407615
|
Filing Dt:
|
04/03/2003
|
|
Publication #:
|
|
Pub Dt:
|
03/25/2004
| | | | |
|
Title:
|
NEGATIVE CHARGE PUMP WITH BULK BIASING
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
10/26/2004
|
Application #:
|
10407622
|
Filing Dt:
|
04/03/2003
|
|
Publication #:
|
|
Pub Dt:
|
03/18/2004
| | | | |
|
Title:
|
TEMPERATURE-COMPENSATED CURRENT REFERENCE CIRCUIT
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
10/11/2005
|
Application #:
|
10407640
|
Filing Dt:
|
04/03/2003
|
|
Publication #:
|
|
Pub Dt:
|
03/18/2004
| | | | |
|
Title:
|
FAST DYNAMIC MIRROR SENSE AMPLIFIER WITH SEPARATE COMPARISON EQUALIZATION AND EVALUATION PATHS
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
08/31/2004
|
Application #:
|
10407646
|
Filing Dt:
|
04/03/2003
|
|
Publication #:
|
|
Pub Dt:
|
03/18/2004
| | | | |
|
Title:
|
SYSTEM FOR CONTROLLING THE STAND-BY TO ACTIVE AND ACTIVE TO STAND-BY TRANSITIONS OF A VCC REGULATOR FOR A FLASH MEMORY DEVICE
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
08/03/2004
|
Application #:
|
10407647
|
Filing Dt:
|
04/03/2003
|
|
Publication #:
|
|
Pub Dt:
|
03/11/2004
| | | | |
|
Title:
|
DAC-BASED VOLTAGE REGULATOR FOR FLASH MEMORY ARRAY
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
09/21/2004
|
Application #:
|
10412525
|
Filing Dt:
|
04/10/2003
|
|
Publication #:
|
|
Pub Dt:
|
07/15/2004
| | | | |
|
Title:
|
MEANS FOR COMMUNICATING WITH USB SMART CARDS USING FULL-SPEED OR HIGH-SPEED TRANSFERS
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
07/19/2005
|
Application #:
|
10423637
|
Filing Dt:
|
04/25/2003
|
|
Publication #:
|
|
Pub Dt:
|
10/28/2004
| | | | |
|
Title:
|
MIRROR IMAGE MEMORY CELL TRANSISTOR PAIRS FEATURING POLY FLOATING SPACERS
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
07/27/2004
|
Application #:
|
10437862
|
Filing Dt:
|
05/13/2003
|
|
Title:
|
TEST CIRCUIT FOR INPUT-TO-OUTPUT SPEED MEASUREMENT
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
07/29/2008
|
Application #:
|
10443153
|
Filing Dt:
|
05/21/2003
|
|
Publication #:
|
|
Pub Dt:
|
11/25/2004
| | | | |
|
Title:
|
BI-DIRECTIONAL SINGLE WIRE INTERFACE
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
11/13/2007
|
Application #:
|
10445110
|
Filing Dt:
|
05/23/2003
|
|
Publication #:
|
|
Pub Dt:
|
12/04/2003
| | | | |
|
Title:
|
ADVANCED ENCRYPTION STANDARD (AES) HARDWARE CRYPTOGRAPHIC ENGINE
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
02/15/2005
|
Application #:
|
10452562
|
Filing Dt:
|
05/30/2003
|
|
Publication #:
|
|
Pub Dt:
|
12/02/2004
| | | | |
|
Title:
|
SIGNAL INTEGRITY CHECKING CIRCUIT
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
02/20/2007
|
Application #:
|
10453160
|
Filing Dt:
|
06/02/2003
|
|
Publication #:
|
|
Pub Dt:
|
12/16/2004
| | | | |
|
Title:
|
FAULT TOLERANT DATA STORAGE CIRCUIT
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
11/23/2004
|
Application #:
|
10453233
|
Filing Dt:
|
06/02/2003
|
|
Publication #:
|
|
Pub Dt:
|
11/06/2003
| | | | |
|
Title:
|
OSCILLATING CIRCUIT WITH REDUCED DECAY AND TRANSIENT TIMES
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
10/02/2007
|
Application #:
|
10503255
|
Filing Dt:
|
08/30/2004
|
|
Publication #:
|
|
Pub Dt:
|
05/05/2005
| | | | |
|
Title:
|
METHOD FOR TRANSMITTING DATA BETWEEN A BASE STATION AND A TRANSPONDER
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
09/05/2006
|
Application #:
|
10503257
|
Filing Dt:
|
07/29/2004
|
|
Publication #:
|
|
Pub Dt:
|
06/16/2005
| | | | |
|
Title:
|
METHOD FOR SELECTING TRANSPONDERS
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
04/01/2008
|
Application #:
|
10563661
|
Filing Dt:
|
06/05/2006
|
|
Publication #:
|
|
Pub Dt:
|
11/30/2006
| | | | |
|
Title:
|
DEVICE FOR COMPARING TWO WORDS OF N BITS EACH
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
09/16/2008
|
Application #:
|
10606426
|
Filing Dt:
|
06/25/2003
|
|
Title:
|
METHOD OF FORMING PRE-METAL DIELECTRIC FILM ON A SEMICONDUCTOR SUBSTRATE INCLUDING FIRST LAYER OF UNDOPED OXIDE OF HIGH OZONE:TEOS VOLUME RATIO AND SECOND LAYER OF LOW OZONE DOPED BPSG
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
11/09/2004
|
Application #:
|
10607286
|
Filing Dt:
|
06/25/2003
|
|
Title:
|
CIRCUIT FOR TESTING AND FINE TUNING INTEGRATED CIRCUIT (SWITCH CONTROL CIRCUIT)
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
08/16/2005
|
Application #:
|
10616226
|
Filing Dt:
|
07/09/2003
|
|
Publication #:
|
|
Pub Dt:
|
02/26/2004
| | | | |
|
Title:
|
REFERENCE VOLTAGE SOURCE, TEMPERATURE SENSOR, TEMPERATURE THRESHOLD DETECTOR, CHIP AND CORRESPONDING SYSTEM
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
01/31/2006
|
Application #:
|
10617602
|
Filing Dt:
|
07/11/2003
|
|
Publication #:
|
|
Pub Dt:
|
01/15/2004
| | | | |
|
Title:
|
KEYBOARD WITH REDUCED KEYING AMBIGUITY
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
03/29/2005
|
Application #:
|
10622804
|
Filing Dt:
|
07/18/2003
|
|
Publication #:
|
|
Pub Dt:
|
09/09/2004
| | | | |
|
Title:
|
APPARATUS AND METHOD FOR A CONFIGURABLE MIRROR FAST SENSE AMPLIFIER
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
11/06/2007
|
Application #:
|
10627760
|
Filing Dt:
|
07/28/2003
|
|
Publication #:
|
|
Pub Dt:
|
01/29/2004
| | | | |
|
Title:
|
METHOD AND DEVICE FOR CONVOLUTIVE ENCODING AND TRANSMISSION BY PACKETS OF A DIGITAL DATA SERIES FLOW, AND CORRESPONDING DECODING METHOD AND DEVICE
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
05/10/2005
|
Application #:
|
10634596
|
Filing Dt:
|
08/04/2003
|
|
Publication #:
|
|
Pub Dt:
|
02/10/2005
| | | | |
|
Title:
|
SHIFT REGISTER WITH REDUCED AREA AND POWER CONSUMPTION
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
01/31/2006
|
Application #:
|
10639078
|
Filing Dt:
|
08/11/2003
|
|
Publication #:
|
|
Pub Dt:
|
02/17/2005
| | | | |
|
Title:
|
SELF-LIMITING PULSE WIDTH MODULATION REGULATOR
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
06/14/2005
|
Application #:
|
10656071
|
Filing Dt:
|
09/04/2003
|
|
Publication #:
|
|
Pub Dt:
|
03/10/2005
| | | | |
|
Title:
|
METHOD OF MAKING NONVOLATILE TRANSISTOR PAIRS WITH SHARED CONTROL GATE
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
10/14/2008
|
Application #:
|
10666142
|
Filing Dt:
|
09/17/2003
|
|
Publication #:
|
|
Pub Dt:
|
12/23/2004
| | | | |
|
Title:
|
REGENERATIVE CLOCK REPEATER
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
07/12/2005
|
Application #:
|
10671200
|
Filing Dt:
|
09/25/2003
|
|
Publication #:
|
|
Pub Dt:
|
12/30/2004
| | | | |
|
Title:
|
LOW VOLTAGE CIRCUIT FOR INTERFACING WITH HIGH VOLTAGE ANALOG SIGNALS
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
06/19/2007
|
Application #:
|
10680355
|
Filing Dt:
|
10/06/2003
|
|
Publication #:
|
|
Pub Dt:
|
04/07/2005
| | | | |
|
Title:
|
SEMICONDUCTOR DEVICE WITH A TOROIDAL-LIKE JUNCTION
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
08/16/2005
|
Application #:
|
10685752
|
Filing Dt:
|
10/14/2003
|
|
Publication #:
|
|
Pub Dt:
|
04/14/2005
| | | | |
|
Title:
|
SUSPEND-RESUME PROGRAMMING METHOD FOR FLASH MEMORY
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
09/06/2005
|
Application #:
|
10685957
|
Filing Dt:
|
10/14/2003
|
|
Publication #:
|
|
Pub Dt:
|
04/14/2005
| | | | |
|
Title:
|
GROUP ERASING SYSTEM FOR FLASH ARRAY WITH MULTIPLE SECTORS
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
07/25/2006
|
Application #:
|
10690082
|
Filing Dt:
|
10/20/2003
|
|
Publication #:
|
|
Pub Dt:
|
04/21/2005
| | | | |
|
Title:
|
METHOD AND SYSTEM FOR ENHANCING THE ENDURANCE OF MEMORY CELLS
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
12/12/2006
|
Application #:
|
10697133
|
Filing Dt:
|
10/30/2003
|
|
Publication #:
|
|
Pub Dt:
|
06/03/2004
| | | | |
|
Title:
|
CHARGE TRANSFER CAPACITIVE POSITION SENSOR
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
05/02/2006
|
Application #:
|
10717149
|
Filing Dt:
|
11/18/2003
|
|
Publication #:
|
|
Pub Dt:
|
05/19/2005
| | | | |
|
Title:
|
METHOD OF FORMING A LOW VOLTAGE GATE OXIDE LAYER AND TUNNEL OXIDE LAYER IN AN EEPROM CELL
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
04/12/2005
|
Application #:
|
10718748
|
Filing Dt:
|
11/21/2003
|
|
Title:
|
EMBEDDED MEMORY WITH SECURITY ROW LOCK PROTECTION
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
07/25/2006
|
Application #:
|
10722819
|
Filing Dt:
|
11/25/2003
|
|
Publication #:
|
|
Pub Dt:
|
05/26/2005
| | | | |
|
Title:
|
SERIAL PERIPHERAL INTERFACE (SPI) APPARATUS WITH WRITE BUFFER FOR IMPROVING DATA THROUGHPUT
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
06/20/2006
|
Application #:
|
10723103
|
Filing Dt:
|
11/26/2003
|
|
Publication #:
|
|
Pub Dt:
|
05/26/2005
| | | | |
|
Title:
|
CUSTOMIZED MICROELECTRONIC DEVICE AND METHOD FOR MAKING CUSTOMIZED ELECTRICAL INTERCONNECTIONS
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
02/22/2005
|
Application #:
|
10737676
|
Filing Dt:
|
12/15/2003
|
|
Title:
|
EEPROM ARCHITECTURE AND PROGRAMMING PROTOCOL
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
06/13/2006
|
Application #:
|
10741986
|
Filing Dt:
|
12/19/2003
|
|
Publication #:
|
|
Pub Dt:
|
07/15/2004
| | | | |
|
Title:
|
HIGH FREQUENCY POWER DETECTOR WITH DBM-LINEAR CHARACTERISTIC AND METHOD OF REGULATING THE POWER OF AN ELECTRICAL HF-OSCILLATION
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
02/14/2006
|
Application #:
|
10749342
|
Filing Dt:
|
12/31/2003
|
|
Publication #:
|
|
Pub Dt:
|
06/30/2005
| | | | |
|
Title:
|
CIRCUIT FOR AUTO-CLAMPING INPUT PINS TO A DEFINITE VOLTAGE DURING POWER-UP OR RESET
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
06/14/2005
|
Application #:
|
10753273
|
Filing Dt:
|
01/07/2004
|
|
Publication #:
|
|
Pub Dt:
|
04/07/2005
| | | | |
|
Title:
|
HIGH PRECISION DIGITAL-TO-ANALOG CONVERTER WITH OPTIMIZED POWER CONSUMPTION
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
09/06/2005
|
Application #:
|
10753849
|
Filing Dt:
|
01/07/2004
|
|
Publication #:
|
|
Pub Dt:
|
08/12/2004
| | | | |
|
Title:
|
CIRCUIT ARRANGEMENT AND METHOD FOR DERIVING ELECTRICAL POWER FROM AN ELECTROMAGNETIC FIELD
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
12/19/2006
|
Application #:
|
10753859
|
Filing Dt:
|
01/07/2004
|
|
Publication #:
|
|
Pub Dt:
|
07/29/2004
| | | | |
|
Title:
|
RECEIVING/BACKSCATTERING ARRANGEMENT AND METHOD WITH TWO MODULATION MODES FOR WIRELESS DATA TRANSMISSION AS WELL AS MODULATION ARRANGEMENT THEREFOR
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
01/25/2005
|
Application #:
|
10761876
|
Filing Dt:
|
01/21/2004
|
|
Title:
|
VERTICAL GATE CMOS WITH LITHOGRAPHY-INDEPENDENT GATE LENGTH
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
10/16/2007
|
Application #:
|
10766276
|
Filing Dt:
|
01/27/2004
|
|
Publication #:
|
|
Pub Dt:
|
08/18/2005
| | | | |
|
Title:
|
METHOD AND SYSTEM FOR ROUTING DATA BETWEEN USB PORTS
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
09/19/2006
|
Application #:
|
10773021
|
Filing Dt:
|
02/04/2004
|
|
Publication #:
|
|
Pub Dt:
|
08/12/2004
| | | | |
|
Title:
|
CIRCUIT ARRANGEMENT FOR SIGNAL DETECTION HAVING CURRENT MIRROR WITH CASCODE COUPLED TRANSISTORS
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
02/14/2006
|
Application #:
|
10785160
|
Filing Dt:
|
02/23/2004
|
|
Publication #:
|
|
Pub Dt:
|
10/28/2004
| | | | |
|
Title:
|
TWIN EEPROM MEMORY TRANSISTORS WITH SUBSURFACE STEPPED FLOATING GATES
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
03/04/2008
|
Application #:
|
10795027
|
Filing Dt:
|
03/04/2004
|
|
Publication #:
|
|
Pub Dt:
|
09/08/2005
| | | | |
|
Title:
|
METHOD AND APPARATUS OF TEMPERATURE COMPENSATION FOR INTEGRATED CIRCUIT CHIP USING ON-CHIP SENSOR AND COMPUTATION MEANS
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
05/16/2006
|
Application #:
|
10801435
|
Filing Dt:
|
03/15/2004
|
|
Publication #:
|
|
Pub Dt:
|
09/15/2005
| | | | |
|
Title:
|
SYSTEM, APPARATUS AND METHOD FOR CONTAMINANT REDUCTION IN SEMICONDUCTOR DEVICE FABRICATION EQUIPMENT COMPONENTS
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
05/16/2006
|
Application #:
|
10810033
|
Filing Dt:
|
03/26/2004
|
|
Publication #:
|
|
Pub Dt:
|
09/29/2005
| | | | |
|
Title:
|
HIGH EFFICIENCY, LOW COST, CHARGE PUMP CIRCUIT
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
08/17/2010
|
Application #:
|
10810035
|
Filing Dt:
|
03/26/2004
|
|
Publication #:
|
|
Pub Dt:
|
09/29/2005
| | | | |
|
Title:
|
NON-VOLATILE TRANSISTOR MEMORY ARRAY INCORPORATING READ-ONLY ELEMENTS WITH SINGLE MASK SET
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
11/21/2006
|
Application #:
|
10814811
|
Filing Dt:
|
03/31/2004
|
|
Publication #:
|
|
Pub Dt:
|
12/02/2004
| | | | |
|
Title:
|
INTEGRATED CIRCUIT DELIVERING LOGIC LEVELS AT A VOLTAGE INDEPENDENT FROM THE MAINS VOLTAGE, WITH NO ATTACHED REGULATOR FOR THE POWER SECTION, AND CORRESPONDING COMMUNICATION MODULE
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
01/24/2006
|
Application #:
|
10817619
|
Filing Dt:
|
04/01/2004
|
|
Publication #:
|
|
Pub Dt:
|
10/13/2005
| | | | |
|
Title:
|
METHOD AND APPARATUS TO ELIMINATE GALVANIC CORROSION ON COPPER DOPED ALUMINUM BOND PADS ON INTEGRATED CIRCUITS
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
11/08/2005
|
Application #:
|
10818865
|
Filing Dt:
|
04/06/2004
|
|
Publication #:
|
|
Pub Dt:
|
10/06/2005
| | | | |
|
Title:
|
ON-CHIP POWER SUPPLY INTERFACE WITH LOAD-INDEPENDENT CURRENT DEMAND
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
07/04/2006
|
Application #:
|
10831907
|
Filing Dt:
|
04/26/2004
|
|
Publication #:
|
|
Pub Dt:
|
10/27/2005
| | | | |
|
Title:
|
CHARGE PUMP CLOCK FOR NON-VOLATILE MEMORIES
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
12/11/2007
|
Application #:
|
10831911
|
Filing Dt:
|
04/26/2004
|
|
Publication #:
|
|
Pub Dt:
|
10/27/2005
| | | | |
|
Title:
|
BI-DIRECTIONAL SERIAL INTERFACE FOR COMMUNICATION CONTROL
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
10/31/2006
|
Application #:
|
10833418
|
Filing Dt:
|
04/27/2004
|
|
Publication #:
|
|
Pub Dt:
|
11/25/2004
| | | | |
|
Title:
|
METHOD AND APPARATUS FOR DRIVING A DIRECT CURRENT OR VOLTAGE CONTROLLED OSCILLATOR WITH MODULATION SLOPE FEEDBACK
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
08/15/2006
|
Application #:
|
10835410
|
Filing Dt:
|
04/28/2004
|
|
Publication #:
|
|
Pub Dt:
|
03/31/2005
| | | | |
|
Title:
|
SELECTABLE BLOCK PROTECTION FOR NON-VOLATILE MEMORY
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
07/18/2006
|
Application #:
|
10836369
|
Filing Dt:
|
04/30/2004
|
|
Publication #:
|
|
Pub Dt:
|
11/17/2005
| | | | |
|
Title:
|
UNIVERSAL INTERCONNECT DIE
|
|
