Patent Assignment Details
NOTE:Results display only for issued patents and published applications.
For pending or abandoned applications please consult USPTO staff.
|
Reel/Frame: | 031609/0750 | |
| Pages: | 4 |
| | Recorded: | 11/15/2013 | | |
Attorney Dkt #: | MD01393-US-PAT(4438-02100 |
Conveyance: | ASSIGNMENT OF ASSIGNORS INTEREST (SEE DOCUMENT FOR DETAILS). |
|
Total properties:
1
|
|
Patent #:
|
NONE
|
Issue Dt:
|
|
Application #:
|
13969058
|
Filing Dt:
|
08/16/2013
|
Publication #:
|
|
Pub Dt:
|
02/19/2015
| | | | |
Title:
|
Structure and Method of Manufacturing a Stacked Memory Array for Junction-Free Cell Transistors
|
|
Assignee
|
|
|
11 HINES ROAD, SUITE 203 |
OTTAWA, ON, CANADA K2K 2X1 |
|
Correspondence name and address
|
|
J. ROBERT BROWN, JR.
|
|
5601 GRANITE PARKWAY, SUITE 500
|
|
PLANO, TX 75024
|
Search Results as of:
09/22/2024 07:11 AM
If you have any comments or questions concerning the data displayed,
contact
PRD / Assignments at 571-272-3350. v.2.6
Web interface last modified:
August 25, 2017 v.2.6
|