Patent Assignment Details
NOTE:Results display only for issued patents and published applications.
For pending or abandoned applications please consult USPTO staff.
|
| Reel/Frame: | 013484/0752 | |
| Pages: | 3 |
| | Recorded: | 11/18/2002 | | |
| Conveyance: | ASSIGNMENT OF ASSIGNORS INTEREST (SEE DOCUMENT FOR DETAILS). |
|
|
Total properties:
3
|
|
|
|
Patent #:
|
|
Issue Dt:
|
09/13/1994
|
Application #:
|
07892941
|
Filing Dt:
|
06/03/1992
|
|
Title:
|
PROTECTION STRUCTURE AGAINST LATCH-UP IN A CMOS CIRCUIT
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
05/07/1996
|
Application #:
|
08286490
|
Filing Dt:
|
08/04/1994
|
|
Title:
|
INTEGRATED CIRCUIT PROTECTED AGAINST ELECTROSTATIC OVERVOLTAGES
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
08/31/1999
|
Application #:
|
08643735
|
Filing Dt:
|
05/06/1996
|
|
Title:
|
DUAL-PORT MEMORY
|
|
|
Assignee
|
|
|
|
|
| 1310 ELECTRONICS DRIVE |
| MAIL STATION 2346 |
| CARROLLTON, TEXAS 75006 |
|
|
Correspondence name and address
|
| |
STMICROELECTRONICS, INC.
|
| |
LISA K. JORGENSON
|
| |
1310 ELECTRONICS DRIVE
|
| |
MAIL STATION 2346
|
| |
CARROLLTON, TX 75006
|
Search Results as of:
06/23/2024 10:39 PM
If you have any comments or questions concerning the data displayed,
contact
PRD / Assignments at 571-272-3350. v.2.6
Web interface last modified:
August 25, 2017 v.2.6
|
