Total properties:
13
|
|
Patent #:
|
|
Issue Dt:
|
12/07/2004
|
Application #:
|
09875720
|
Filing Dt:
|
06/06/2001
|
Publication #:
|
|
Pub Dt:
|
12/12/2002
| | | | |
Title:
|
ADAPTIVE EQUALIZER HAVING A VARIABLE STEP SIZE INFLUENCED BY OUTPUT FROM A TRELLIS DECODER
|
|
|
Patent #:
|
|
Issue Dt:
|
03/13/2007
|
Application #:
|
09876547
|
Filing Dt:
|
06/07/2001
|
Publication #:
|
|
Pub Dt:
|
12/19/2002
| | | | |
Title:
|
ERROR GENERATION FOR ADAPTIVE EQUALIZER
|
|
|
Patent #:
|
|
Issue Dt:
|
08/26/2008
|
Application #:
|
09884256
|
Filing Dt:
|
06/19/2001
|
Publication #:
|
|
Pub Dt:
|
12/19/2002
| | | | |
Title:
|
COMBINED TRELLIS DECODER AND DECISION FEEDBACK EQUALIZER
|
|
|
Patent #:
|
|
Issue Dt:
|
07/04/2006
|
Application #:
|
10007999
|
Filing Dt:
|
11/13/2001
|
Publication #:
|
|
Pub Dt:
|
07/25/2002
| | | | |
Title:
|
EQUALIZER FOR TIME DOMAIN SIGNAL PROCESSING
|
|
|
Patent #:
|
|
Issue Dt:
|
09/06/2005
|
Application #:
|
10071711
|
Filing Dt:
|
02/08/2002
|
Publication #:
|
|
Pub Dt:
|
11/21/2002
| | | | |
Title:
|
ADAPTIVE INTERLACE-TO-PROGRESSIVE SCAN CONVERSION ALGORITHM
|
|
|
Patent #:
|
|
Issue Dt:
|
02/07/2006
|
Application #:
|
10404511
|
Filing Dt:
|
04/01/2003
|
Publication #:
|
|
Pub Dt:
|
11/20/2003
| | | | |
Title:
|
DATA-DIRECTED FREQUENCY-AND-PHASE LOCK LOOP
|
|
|
Patent #:
|
|
Issue Dt:
|
12/27/2005
|
Application #:
|
10404516
|
Filing Dt:
|
04/01/2003
|
Publication #:
|
|
Pub Dt:
|
11/20/2003
| | | | |
Title:
|
A DATA DIRECTED FREQUENCY ACQUISITION LOOP THAT SYNCHRONIZES TO A RECEIVED SIGNAL BY USING THE REDUNDANCY OF THE DATA IN THE FREQUENCY DOMAIN
|
|
|
Patent #:
|
|
Issue Dt:
|
09/18/2007
|
Application #:
|
10404553
|
Filing Dt:
|
04/01/2003
|
Publication #:
|
|
Pub Dt:
|
04/07/2005
| | | | |
Title:
|
DATA-DIRECTED FREQUENCY-AND-PHASE LOCK LOOP FOR DECODING AN OFFSET-QAM MODULATED SIGNAL HAVING A PILOT
|
|
|
Patent #:
|
|
Issue Dt:
|
01/22/2008
|
Application #:
|
10407404
|
Filing Dt:
|
04/04/2003
|
Publication #:
|
|
Pub Dt:
|
11/20/2003
| | | | |
Title:
|
SYNCHRONIZATION SYMBOL RE-INSERTION FOR A DECISION FEEDBACK EQUALIZER COMBINED WITH A TRELLIS DECODER
|
|
|
Patent #:
|
|
Issue Dt:
|
05/20/2008
|
Application #:
|
10407610
|
Filing Dt:
|
04/04/2003
|
Publication #:
|
|
Pub Dt:
|
01/22/2004
| | | | |
Title:
|
TRANSPOSED STRUCTURE FOR A DECISION FEEDBACK EQUALIZER COMBINED WITH A TRELLIS DECODER
|
|
|
Patent #:
|
NONE
|
Issue Dt:
|
|
Application #:
|
10407634
|
Filing Dt:
|
04/04/2003
|
Publication #:
|
|
Pub Dt:
|
12/25/2003
| | | | |
Title:
|
System and method for symbol clock recovery
|
|
|
Patent #:
|
NONE
|
Issue Dt:
|
|
Application #:
|
10408053
|
Filing Dt:
|
04/04/2003
|
Publication #:
|
|
Pub Dt:
|
11/06/2003
| | | | |
Title:
|
Carrier recovery for DTV receivers
|
|
|
Patent #:
|
|
Issue Dt:
|
10/31/2006
|
Application #:
|
10701047
|
Filing Dt:
|
11/04/2003
|
Publication #:
|
|
Pub Dt:
|
05/13/2004
| | | | |
Title:
|
ADAPTIVE EQUALIZER HAVING A VARIABLE STEP SIZE INFLUENCED BY OUTPUT FROM A TRELLIS DECODER
|
|