Patent Assignment Details
NOTE:Results display only for issued patents and published applications.
For pending or abandoned applications please consult USPTO staff.
|
Reel/Frame: | 016026/0756 | |
| Pages: | 10 |
| | Recorded: | 04/07/2005 | | |
Conveyance: | TRANSLATION CERTIFICATE |
|
Total properties:
6
|
|
Patent #:
|
|
Issue Dt:
|
02/08/2005
|
Application #:
|
10627277
|
Filing Dt:
|
07/25/2003
|
Publication #:
|
|
Pub Dt:
|
01/29/2004
| | | | |
Title:
|
METHOD FOR FABRICATING MOS TRANSISTORS
|
|
|
Patent #:
|
|
Issue Dt:
|
02/08/2005
|
Application #:
|
10627277
|
Filing Dt:
|
07/25/2003
|
Publication #:
|
|
Pub Dt:
|
01/29/2004
| | | | |
Title:
|
METHOD FOR FABRICATING MOS TRANSISTORS
|
|
|
Patent #:
|
|
Issue Dt:
|
02/14/2006
|
Application #:
|
10627300
|
Filing Dt:
|
07/25/2003
|
Publication #:
|
|
Pub Dt:
|
08/12/2004
| | | | |
Title:
|
METHOD FOR FORMING SHORT-CHANNEL TRANSISTORS
|
|
|
Patent #:
|
|
Issue Dt:
|
02/01/2005
|
Application #:
|
10746615
|
Filing Dt:
|
12/23/2003
|
Title:
|
CMOS IMAGE SENSOR AND METHOD FOR MANUFACTURING THE SAME
|
|
|
Patent #:
|
|
Issue Dt:
|
02/01/2005
|
Application #:
|
10746615
|
Filing Dt:
|
12/23/2003
|
Title:
|
CMOS IMAGE SENSOR AND METHOD FOR MANUFACTURING THE SAME
|
|
|
Patent #:
|
|
Issue Dt:
|
02/26/2008
|
Application #:
|
10969550
|
Filing Dt:
|
10/20/2004
|
Publication #:
|
|
Pub Dt:
|
06/30/2005
| | | | |
Title:
|
METHOD FOR PREVENTING THE FORMATION OF A VOID IN A BOTTOM ANTI-REFLECTIVE COATING FILLING A VIA HOLE
|
|
Assignee
|
|
|
891-10 DAECHI-DONG |
KANGNAM-KU |
SEOUL, KOREA, REPUBLIC OF 135-523 |
|
Correspondence name and address
|
|
ANDREW D. FORTNEY, PH.D.
|
|
LAW OFFICES OF ANDREW D. FORTNEY PH.D.PC
|
|
7257 N. MAPLE AVENUE, SUITE 107
|
|
FRESNO, CA 93720
|
Search Results as of:
06/21/2024 04:42 AM
If you have any comments or questions concerning the data displayed,
contact
PRD / Assignments at 571-272-3350. v.2.6
Web interface last modified:
August 25, 2017 v.2.6
|