Total properties:
278
Page
2
of
3
Pages:
1 2 3
|
|
Patent #:
|
|
Issue Dt:
|
07/05/2011
|
Application #:
|
10810196
|
Filing Dt:
|
03/25/2004
|
Title:
|
REQUEST TRACKING DATA PREFETCHER APPARATUS
|
|
|
Patent #:
|
|
Issue Dt:
|
06/17/2008
|
Application #:
|
10816269
|
Filing Dt:
|
03/31/2004
|
Title:
|
STRUCTURE FOR SPANNING GAP IN BODY-BIAS VOLTAGE ROUTING STRUCTURE
|
|
|
Patent #:
|
|
Issue Dt:
|
02/12/2008
|
Application #:
|
10830921
|
Filing Dt:
|
04/23/2004
|
Title:
|
USE OF MTRR AND PAGE ATTRIBUTE TABLE TO SUPPORT MULTIPLE BYTE ORDER FORMATS IN A COMPUTER SYSTEM
|
|
|
Patent #:
|
|
Issue Dt:
|
02/26/2008
|
Application #:
|
10864271
|
Filing Dt:
|
06/08/2004
|
Title:
|
STACKED INVERTER DELAY CHAIN
|
|
|
Patent #:
|
|
Issue Dt:
|
02/12/2008
|
Application #:
|
10866494
|
Filing Dt:
|
06/10/2004
|
Title:
|
VOLTAGE COMPENSATED INTEGRATED CIRCUITS
|
|
|
Patent #:
|
|
Issue Dt:
|
07/04/2006
|
Application #:
|
10869012
|
Filing Dt:
|
06/15/2004
|
Title:
|
INVERTING ZIPPER REPEATER CIRCUIT
|
|
|
Patent #:
|
|
Issue Dt:
|
05/01/2007
|
Application #:
|
10870751
|
Filing Dt:
|
06/16/2004
|
Publication #:
|
|
Pub Dt:
|
09/29/2005
| | | | |
Title:
|
SYSTEM AND METHOD FOR MEASURING TIME DEPENDENT DIELECTRIC BREAKDOWN WITH A RING OSCILLATOR
|
|
|
Patent #:
|
|
Issue Dt:
|
10/24/2006
|
Application #:
|
10870752
|
Filing Dt:
|
06/16/2004
|
Publication #:
|
|
Pub Dt:
|
09/29/2005
| | | | |
Title:
|
SYSTEM AND METHOD FOR MEASURING NEGATIVE BIAS THERMAL INSTABILITY WITH A RING OSCILLATOR
|
|
|
Patent #:
|
|
Issue Dt:
|
12/19/2006
|
Application #:
|
10870754
|
Filing Dt:
|
06/16/2004
|
Title:
|
SYSTEM AND METHOD FOR CHARACTERIZING A POTENTIAL DISTRIBUTION
|
|
|
Patent #:
|
|
Issue Dt:
|
08/10/2010
|
Application #:
|
10874407
|
Filing Dt:
|
06/22/2004
|
Title:
|
ADAPTIVE VOLTAGE CONTROL BY ACCESSING INFORMATION STORED WITHIN AND SPECIFIC TO A MICROPROCESSOR
|
|
|
Patent #:
|
|
Issue Dt:
|
07/14/2009
|
Application #:
|
10874772
|
Filing Dt:
|
06/22/2004
|
Title:
|
ADAPTIVE CONTROL OF OPERATING AND BODY BIAS VOLTAGES
|
|
|
Patent #:
|
|
Issue Dt:
|
12/04/2007
|
Application #:
|
10879645
|
Filing Dt:
|
06/28/2004
|
Publication #:
|
|
Pub Dt:
|
12/08/2005
| | | | |
Title:
|
REPEATER CIRCUIT WITH HIGH PERFORMANCE REPEATER MODE AND NORMAL REPEATER MODE, WHEREIN HIGH PERFORMANCE REPEATER MODE HAS FAST RESET CAPABILITY
|
|
|
Patent #:
|
|
Issue Dt:
|
11/28/2006
|
Application #:
|
10879807
|
Filing Dt:
|
06/28/2004
|
Publication #:
|
|
Pub Dt:
|
12/08/2005
| | | | |
Title:
|
CIRCUITS AND METHODS FOR DETECTING AND ASSISTING WIRE TRANSITIONS
|
|
|
Patent #:
|
|
Issue Dt:
|
02/06/2007
|
Application #:
|
10879808
|
Filing Dt:
|
06/28/2004
|
Publication #:
|
|
Pub Dt:
|
12/08/2005
| | | | |
Title:
|
REPEATER CIRCUIT HAVING DIFFERENT OPERATING AND RESET VOLTAGE RANGES, AND METHODS THEREOF
|
|
|
Patent #:
|
|
Issue Dt:
|
10/10/2006
|
Application #:
|
10879879
|
Filing Dt:
|
06/28/2004
|
Publication #:
|
|
Pub Dt:
|
12/08/2005
| | | | |
Title:
|
REPEATER CIRCUIT WITH HIGH PERFORMANCE REPEATER MODE AND NORMAL REPEATER MODE
|
|
|
Patent #:
|
|
Issue Dt:
|
02/26/2008
|
Application #:
|
10938091
|
Filing Dt:
|
09/10/2004
|
Title:
|
EXCEPTION HANDLING WITH INSERTED STATUS CHECK COMMAND ACCOMMODATING FLOATING POINT INSTRUCTION FORWARD MOVE ACROSS BRANCH
|
|
|
Patent #:
|
|
Issue Dt:
|
02/20/2007
|
Application #:
|
10956207
|
Filing Dt:
|
09/30/2004
|
Title:
|
CLOSED LOOP FEEDBACK CONTROL OF INTEGRATED CIRCUITS
|
|
|
Patent #:
|
|
Issue Dt:
|
09/26/2006
|
Application #:
|
10956217
|
Filing Dt:
|
09/30/2004
|
Title:
|
FREQUENCY SPECIFIC CLOSED LOOP FEEDBACK CONTROL OF INTEGRATED CIRCUITS
|
|
|
Patent #:
|
|
Issue Dt:
|
08/14/2007
|
Application #:
|
10956218
|
Filing Dt:
|
09/30/2004
|
Title:
|
SYSTEMS AND METHODS FOR INTEGRATED CIRCUITS COMPRISING MULTIPLE BODY BIAS DOMAINS
|
|
|
Patent #:
|
|
Issue Dt:
|
03/24/2009
|
Application #:
|
10956219
|
Filing Dt:
|
09/30/2004
|
Title:
|
SYSTEMS AND METHODS FOR CONTROL OF INTEGRATED CIRCUITS COMPRISING BODY BIASING SYSTEMS
|
|
|
Patent #:
|
|
Issue Dt:
|
12/28/2010
|
Application #:
|
10956722
|
Filing Dt:
|
09/30/2004
|
Title:
|
SYSTEMS AND METHODS FOR INTEGRATED CIRCUITS COMPRISING MULTIPLE BODY BIASING DOMAINS
|
|
|
Patent #:
|
|
Issue Dt:
|
09/19/2006
|
Application #:
|
10961311
|
Filing Dt:
|
10/07/2004
|
Title:
|
SYSTEM FOR ON-CHIP TEMPERATURE MEASUREMENT IN INTEGRATED CIRCUITS
|
|
|
Patent #:
|
|
Issue Dt:
|
12/25/2007
|
Application #:
|
10964409
|
Filing Dt:
|
10/12/2004
|
Title:
|
METHOD AND SYSTEM FOR TILING A BIAS DESIGN TO FACILITATE EFFICIENT DESIGN RULE CHECKING
|
|
|
Patent #:
|
|
Issue Dt:
|
02/24/2009
|
Application #:
|
10964448
|
Filing Dt:
|
10/12/2004
|
Title:
|
METHOD AND SYSTEM FOR AUTOMATED SCHEMATIC DIAGRAM CONVERSION TO SUPPORT SEMICONDUCTOR BODY BIAS DESIGNS
|
|
|
Patent #:
|
|
Issue Dt:
|
12/29/2009
|
Application #:
|
10980127
|
Filing Dt:
|
11/01/2004
|
Title:
|
METHOD AND APPARATUS FOR HANDLING NESTED FAULTS
|
|
|
Patent #:
|
|
Issue Dt:
|
02/12/2008
|
Application #:
|
10981964
|
Filing Dt:
|
11/04/2004
|
Title:
|
RING BASED IMPEDANCE CONTROL OF AN OUTPUT DRIVER
|
|
|
Patent #:
|
|
Issue Dt:
|
02/23/2010
|
Application #:
|
10990885
|
Filing Dt:
|
11/16/2004
|
Publication #:
|
|
Pub Dt:
|
05/18/2006
| | | | |
Title:
|
SYSTEMS AND METHODS FOR VOLTAGE DISTRIBUTION VIA EPITAXIAL LAYERS
|
|
|
Patent #:
|
|
Issue Dt:
|
10/06/2009
|
Application #:
|
10990886
|
Filing Dt:
|
11/16/2004
|
Publication #:
|
|
Pub Dt:
|
05/18/2006
| | | | |
Title:
|
SYSTEMS AND METHODS FOR VOLTAGE DISTRIBUTION VIA MULTIPLE EPITAXIAL LAYERS
|
|
|
Patent #:
|
|
Issue Dt:
|
11/13/2007
|
Application #:
|
11005762
|
Filing Dt:
|
12/06/2004
|
Title:
|
CIRCUITS AND METHODS FOR DETECTING AND ASSISTING WIRE TRANSITIONS
|
|
|
Patent #:
|
|
Issue Dt:
|
09/21/2010
|
Application #:
|
11018880
|
Filing Dt:
|
12/20/2004
|
Title:
|
METHOD AND SYSTEM FOR CONFIGURABLE CONTACTS FOR IMPLEMENTING DIFFERENT BIAS DESIGNS OF AN INTEGRATED CIRCUIT DEVICE
|
|
|
Patent #:
|
|
Issue Dt:
|
12/18/2007
|
Application #:
|
11020746
|
Filing Dt:
|
12/23/2004
|
Title:
|
CONFIGURABLE DELAY CHAIN WITH STACKED INVERTER DELAY ELEMENTS
|
|
|
Patent #:
|
|
Issue Dt:
|
02/19/2008
|
Application #:
|
11021197
|
Filing Dt:
|
12/23/2004
|
Title:
|
LEAKAGE EFFICIENT ANTI-GLITCH FILTER WITH VARIABLE DELAY STAGES
|
|
|
Patent #:
|
|
Issue Dt:
|
02/02/2010
|
Application #:
|
11021221
|
Filing Dt:
|
12/23/2004
|
Title:
|
CONFIGURABLE DELAY CHAIN WITH SWITCHING CONTROL FOR TAIL DELAY ELEMENTS
|
|
|
Patent #:
|
|
Issue Dt:
|
12/22/2009
|
Application #:
|
11021222
|
Filing Dt:
|
12/23/2004
|
Title:
|
CONFIGURABLE TAPERED DELAY CHAIN WITH MULTIPLE SIZES OF DELAY ELEMENTS
|
|
|
Patent #:
|
|
Issue Dt:
|
03/03/2009
|
Application #:
|
11021632
|
Filing Dt:
|
12/23/2004
|
Title:
|
POWER EFFICIENT MULTIPLEXER
|
|
|
Patent #:
|
|
Issue Dt:
|
02/12/2008
|
Application #:
|
11021633
|
Filing Dt:
|
12/23/2004
|
Title:
|
LEAKAGE EFFICIENT ANTI-GLITCH FILTER
|
|
|
Patent #:
|
|
Issue Dt:
|
02/19/2008
|
Application #:
|
11026623
|
Filing Dt:
|
12/30/2004
|
Title:
|
METHOD AND APPARATUS FOR IMPROVING SEGMENTED MEMORY ADDRESSING
|
|
|
Patent #:
|
|
Issue Dt:
|
09/07/2010
|
Application #:
|
11053080
|
Filing Dt:
|
02/07/2005
|
Publication #:
|
|
Pub Dt:
|
08/10/2006
| | | | |
Title:
|
METHOD AND SYSTEM FOR VALIDATING A COMPUTER SYSTEM
|
|
|
Patent #:
|
NONE
|
Issue Dt:
|
|
Application #:
|
11053081
|
Filing Dt:
|
02/07/2005
|
Publication #:
|
|
Pub Dt:
|
08/10/2006
| | | | |
Title:
|
System and method for providing a secure boot architecture
|
|
|
Patent #:
|
|
Issue Dt:
|
05/01/2007
|
Application #:
|
11056549
|
Filing Dt:
|
02/11/2005
|
Title:
|
METHODS AND SYSTEMS FOR MEASURING TEMPERATURE USING DIGITAL SIGNALS
|
|
|
Patent #:
|
|
Issue Dt:
|
04/06/2010
|
Application #:
|
11069497
|
Filing Dt:
|
02/28/2005
|
Title:
|
METHOD FOR TRANSLATING INSTRUCTIONS IN A SPECULATIVE MICROPROCESSOR
|
|
|
Patent #:
|
|
Issue Dt:
|
05/02/2006
|
Application #:
|
11070630
|
Filing Dt:
|
03/01/2005
|
Title:
|
SYSTEM AND METHOD FOR MEASURING TRANSISTOR LEAKAGE CURRENT WITH A RING OSCILLATOR
|
|
|
Patent #:
|
|
Issue Dt:
|
02/12/2008
|
Application #:
|
11077623
|
Filing Dt:
|
03/10/2005
|
Title:
|
METHOD OF OPTIMIZING COMPILER VS INTERPRETER MODE OPERATION IN A CODE TRANSLATOR BASED UPON AMOUNT OF TIME SPENT IN EACH MODE
|
|
|
Patent #:
|
|
Issue Dt:
|
05/25/2010
|
Application #:
|
11096354
|
Filing Dt:
|
03/31/2005
|
Publication #:
|
|
Pub Dt:
|
10/05/2006
| | | | |
Title:
|
METHOD AND SYSTEM FOR ELASTIC SIGNAL PIPELINING
|
|
|
Patent #:
|
|
Issue Dt:
|
06/05/2007
|
Application #:
|
11096770
|
Filing Dt:
|
03/31/2005
|
Title:
|
SYSTEM, METHOD AND CIRCUITS FOR GENERATING A SIGNAL
|
|
|
Patent #:
|
|
Issue Dt:
|
06/08/2010
|
Application #:
|
11096922
|
Filing Dt:
|
03/31/2005
|
Title:
|
MEMORY PROTECTION AND ADDRESS TRANSLATION HARDWARE SUPPORT FOR VIRTUAL MACHINES
|
|
|
Patent #:
|
|
Issue Dt:
|
04/27/2010
|
Application #:
|
11097421
|
Filing Dt:
|
03/31/2005
|
Title:
|
CODE TRANSLATION VERIFICATION
|
|
|
Patent #:
|
|
Issue Dt:
|
05/20/2008
|
Application #:
|
11102127
|
Filing Dt:
|
04/07/2005
|
Title:
|
MEMORY MANAGEMENT METHODS AND SYSTEMS THAT SUPPORT CACHE CONSISTENCY
|
|
|
Patent #:
|
|
Issue Dt:
|
06/10/2014
|
Application #:
|
11102171
|
Filing Dt:
|
04/07/2005
|
Title:
|
Coherence de-coupling buffer
|
|
|
Patent #:
|
|
Issue Dt:
|
06/28/2011
|
Application #:
|
11102538
|
Filing Dt:
|
04/07/2005
|
Title:
|
MAINTAINING INSTRUCTION COHERENCY IN A TRANSLATION-BASED COMPUTER SYSTEM ARCHITECTURE
|
|
|
Patent #:
|
|
Issue Dt:
|
11/10/2009
|
Application #:
|
11110085
|
Filing Dt:
|
01/18/2005
|
Title:
|
INTERPAGE PROLOGUE TO PROTECT VIRTUAL ADDRESS MAPPINGS
|
|
|
Patent #:
|
|
Issue Dt:
|
02/24/2009
|
Application #:
|
11125555
|
Filing Dt:
|
05/09/2005
|
Title:
|
TEMPERATURE COMPENSATED INTEGRATED CIRCUITS
|
|
|
Patent #:
|
|
Issue Dt:
|
08/12/2014
|
Application #:
|
11132052
|
Filing Dt:
|
05/17/2005
|
Title:
|
Level shifter for noise and leakage suppression
|
|
|
Patent #:
|
|
Issue Dt:
|
07/10/2007
|
Application #:
|
11136038
|
Filing Dt:
|
05/23/2005
|
Title:
|
SYSTEM AND METHOD FOR REDUCING HEAT DISSIPATION DURING BURN-IN
|
|
|
Patent #:
|
|
Issue Dt:
|
12/09/2008
|
Application #:
|
11139116
|
Filing Dt:
|
05/26/2005
|
Title:
|
SYSTEM AND METHOD FOR CONTROLLING TEMPERATURE DURING BURN-IN
|
|
|
Patent #:
|
|
Issue Dt:
|
10/06/2009
|
Application #:
|
11169403
|
Filing Dt:
|
06/28/2005
|
Title:
|
METHOD AND SYSTEM FOR PROVIDING TRUSTED ACCESS TO A JTAG SCAN INTERFACE IN A MICROPROCESSOR
|
|
|
Patent #:
|
|
Issue Dt:
|
04/02/2013
|
Application #:
|
11169404
|
Filing Dt:
|
06/28/2005
|
Title:
|
MULTI-THREADING BASED ON ROLLBACK
|
|
|
Patent #:
|
|
Issue Dt:
|
06/01/2010
|
Application #:
|
11171668
|
Filing Dt:
|
06/30/2005
|
Publication #:
|
|
Pub Dt:
|
02/01/2007
| | | | |
Title:
|
CLOCK SIGNAL DISTRIBUTION SYSTEM AND METHOD
|
|
|
Patent #:
|
|
Issue Dt:
|
05/15/2007
|
Application #:
|
11171673
|
Filing Dt:
|
06/30/2005
|
Title:
|
WIRE MESH PATTERNS FOR SEMICONDUCTOR DEVICES
|
|
|
Patent #:
|
|
Issue Dt:
|
02/16/2010
|
Application #:
|
11171695
|
Filing Dt:
|
06/30/2005
|
Publication #:
|
|
Pub Dt:
|
01/11/2007
| | | | |
Title:
|
SCANNABLE DYNAMIC CIRCUIT LATCH
|
|
|
Patent #:
|
|
Issue Dt:
|
05/20/2008
|
Application #:
|
11171845
|
Filing Dt:
|
06/30/2005
|
Title:
|
ADVANCED REPEATER UTILIZING SIGNAL DISTRIBUTION DELAY
|
|
|
Patent #:
|
|
Issue Dt:
|
07/29/2008
|
Application #:
|
11172013
|
Filing Dt:
|
06/30/2005
|
Title:
|
ADVANCED REPEATER WITH DUTY CYCLE ADJUSTMENT
|
|
|
Patent #:
|
NONE
|
Issue Dt:
|
|
Application #:
|
11172084
|
Filing Dt:
|
06/30/2005
|
Publication #:
|
|
Pub Dt:
|
01/18/2007
| | | | |
Title:
|
Lower minimum retention voltage storage elements
|
|
|
Patent #:
|
|
Issue Dt:
|
08/14/2007
|
Application #:
|
11176918
|
Filing Dt:
|
07/06/2005
|
Publication #:
|
|
Pub Dt:
|
01/11/2007
| | | | |
Title:
|
ELASTIC PIPELINE LATCH WITH A SAFE MODE
|
|
|
Patent #:
|
|
Issue Dt:
|
12/04/2007
|
Application #:
|
11193723
|
Filing Dt:
|
07/28/2005
|
Title:
|
USING STANDARD PATTERN TILES AND CUSTOM PATTERN TILES TO GENERATE A SEMICONDUCTOR DESIGN LAYOUT HAVING A DEEP WELL STRUCTURE FOR ROUTING BODY-BIAS VOLTAGE
|
|
|
Patent #:
|
|
Issue Dt:
|
05/01/2007
|
Application #:
|
11199896
|
Filing Dt:
|
08/08/2005
|
Title:
|
DIAGONAL DEEP WELL REGION FOR ROUTING BODY-BIAS VOLTAGE FOR MOSFETS IN SURFACE WELL REGIONS
|
|
|
Patent #:
|
|
Issue Dt:
|
05/22/2007
|
Application #:
|
11199950
|
Filing Dt:
|
08/08/2005
|
Title:
|
DYNAMIC NODE KEEPER SYSTEM AND METHOD
|
|
|
Patent #:
|
|
Issue Dt:
|
04/27/2010
|
Application #:
|
11199985
|
Filing Dt:
|
08/08/2005
|
Title:
|
FRACTIONAL BIASING OF SEMICONDUCTORS
|
|
|
Patent #:
|
|
Issue Dt:
|
06/01/2010
|
Application #:
|
11201624
|
Filing Dt:
|
08/10/2005
|
Title:
|
A SYSTEM AND METHOD FOR SAVING AND RESTORING A PROCESSOR STATE WITHOUT EXECUTING ANY INSTRUCTIONS FROM A FIRST INSTRUCTION SET
|
|
|
Patent #:
|
|
Issue Dt:
|
05/24/2011
|
Application #:
|
11238446
|
Filing Dt:
|
09/28/2005
|
Title:
|
BALANCED ADAPTIVE BODY BIAS CONTROL
|
|
|
Patent #:
|
|
Issue Dt:
|
02/19/2008
|
Application #:
|
11241104
|
Filing Dt:
|
09/29/2005
|
Publication #:
|
|
Pub Dt:
|
01/25/2007
| | | | |
Title:
|
METHOD AND SYSTEM FOR PROTECTING PROCESSORS FROM UNAUTHORIZED DEBUG ACCESS
|
|
|
Patent #:
|
|
Issue Dt:
|
08/31/2010
|
Application #:
|
11241552
|
Filing Dt:
|
09/30/2005
|
Title:
|
METHOD AND SYSTEM FOR LATCHUP SUPPRESSION
|
|
|
Patent #:
|
|
Issue Dt:
|
01/01/2008
|
Application #:
|
11248440
|
Filing Dt:
|
10/11/2005
|
Title:
|
SYSTEM AND METHOD FOR MEASURING NEGATIVE BIAS THERMAL INSTABILITY WITH A RING OSCILLATOR
|
|
|
Patent #:
|
|
Issue Dt:
|
11/08/2011
|
Application #:
|
11248813
|
Filing Dt:
|
10/11/2005
|
Title:
|
TRANSLATED MEMORY PROTECTION APPARATUS FOR AN ADVANCED MICROPROCESSOR
|
|
|
Patent #:
|
|
Issue Dt:
|
06/26/2007
|
Application #:
|
11269989
|
Filing Dt:
|
11/08/2005
|
Title:
|
SYSTEM AND METHOD FOR MEASURING TIME DEPENDENT DIELECTRIC BREAKDOWN WITH A RING OSCILLATOR
|
|
|
Patent #:
|
|
Issue Dt:
|
07/01/2008
|
Application #:
|
11273897
|
Filing Dt:
|
11/14/2005
|
Title:
|
COLUMN SELECT MULTIPLEXER CIRCUIT FOR A DOMINO RANDOM ACCESS MEMORY ARRAY
|
|
|
Patent #:
|
|
Issue Dt:
|
07/13/2010
|
Application #:
|
11274098
|
Filing Dt:
|
11/14/2005
|
Title:
|
NON-RECTILINEAR ROUTING IN RECTILINEAR MESH OF A METALLIZATION LAYER OF AN INTREGRATED CIRCUIT
|
|
|
Patent #:
|
|
Issue Dt:
|
02/24/2009
|
Application #:
|
11296591
|
Filing Dt:
|
12/06/2005
|
Title:
|
SECURE MEMORY ACCESS SYSTEM AND METHOD
|
|
|
Patent #:
|
|
Issue Dt:
|
03/09/2010
|
Application #:
|
11314494
|
Filing Dt:
|
12/20/2005
|
Title:
|
DATA STRUCTURE FOR ENFORCING CONSISTENT PER-PHYSICAL PAGE CACHEABILITY ATTRIBUTES
|
|
|
Patent #:
|
|
Issue Dt:
|
08/19/2008
|
Application #:
|
11322595
|
Filing Dt:
|
12/30/2005
|
Title:
|
CIRCUITS, SYSTEMS AND METHODS RELATING TO DYNAMIC RING OSCILLATORS
|
|
|
Patent #:
|
|
Issue Dt:
|
01/05/2010
|
Application #:
|
11322896
|
Filing Dt:
|
12/30/2005
|
Title:
|
CIRCUITS, SYSTEMS AND METHODS RELATING TO A DYNAMIC DUAL DOMINO RING OSCILLATOR
|
|
|
Patent #:
|
|
Issue Dt:
|
05/18/2010
|
Application #:
|
11358482
|
Filing Dt:
|
02/21/2006
|
Title:
|
STABILIZATION COMPONENT FOR A SUBSTRATE POTENTIAL REGULATION CIRCUIT
|
|
|
Patent #:
|
|
Issue Dt:
|
08/25/2009
|
Application #:
|
11393555
|
Filing Dt:
|
03/29/2006
|
Title:
|
CONVERSION OF AN SOI DESIGN LAYOUT TO A BULK DESIGN LAYOUT
|
|
|
Patent #:
|
|
Issue Dt:
|
08/27/2013
|
Application #:
|
11394521
|
Filing Dt:
|
03/31/2006
|
Title:
|
Hardware support for virtual machine and operating system context switching in translation lookaside buffers and virtually tagged caches
|
|
|
Patent #:
|
|
Issue Dt:
|
11/29/2011
|
Application #:
|
11395017
|
Filing Dt:
|
03/31/2006
|
Publication #:
|
|
Pub Dt:
|
10/25/2007
| | | | |
Title:
|
MULTI-WRITE MEMORY CIRCUIT WITH A DATA INPUT AND A CLOCK INPUT
|
|
|
Patent #:
|
NONE
|
Issue Dt:
|
|
Application #:
|
11395627
|
Filing Dt:
|
03/31/2006
|
Publication #:
|
|
Pub Dt:
|
10/04/2007
| | | | |
Title:
|
Multi-portioned instruction memory
|
|
|
Patent #:
|
|
Issue Dt:
|
03/08/2011
|
Application #:
|
11395710
|
Filing Dt:
|
03/31/2006
|
Title:
|
TECHNIQUES FOR DETECTING AND CORRECTING ERRORS IN A MEMORY DEVICE
|
|
|
Patent #:
|
|
Issue Dt:
|
09/22/2009
|
Application #:
|
11396114
|
Filing Dt:
|
03/31/2006
|
Title:
|
MULTI-WRITE MEMORY CIRCUIT WITH MULTIPLE DATA INPUTS
|
|
|
Patent #:
|
|
Issue Dt:
|
10/19/2010
|
Application #:
|
11400368
|
Filing Dt:
|
04/06/2006
|
Title:
|
SYSTEMS AND METHODS FOR INTEGRATED CIRCUITS COMPRISING MULTIPLE BODY BIASING DOMAINS
|
|
|
Patent #:
|
|
Issue Dt:
|
12/15/2009
|
Application #:
|
11400631
|
Filing Dt:
|
04/07/2006
|
Title:
|
SYSTEMS AND METHODS FOR REORDERING PROCESSOR INSTRUCTIONS
|
|
|
Patent #:
|
|
Issue Dt:
|
09/29/2009
|
Application #:
|
11411309
|
Filing Dt:
|
04/25/2006
|
Title:
|
ADAPTIVE POWER CONTROL
|
|
|
Patent #:
|
|
Issue Dt:
|
01/12/2010
|
Application #:
|
11435692
|
Filing Dt:
|
05/16/2006
|
Title:
|
INVERTING ZIPPER REPEATER CIRCUIT
|
|
|
Patent #:
|
|
Issue Dt:
|
11/17/2009
|
Application #:
|
11439361
|
Filing Dt:
|
05/22/2006
|
Title:
|
SYSTEM AND METHOD FOR HANDLING DIRECT MEMORY ACCESSES
|
|
|
Patent #:
|
|
Issue Dt:
|
05/27/2008
|
Application #:
|
11449950
|
Filing Dt:
|
06/08/2006
|
Title:
|
SYSTEM AND METHOD FOR IDENTIFYING TLB ENTRIES ASSOCIATED WITH A PHYSICAL ADDRESS OF A SPECIFIED RANGE
|
|
|
Patent #:
|
|
Issue Dt:
|
01/12/2010
|
Application #:
|
11449952
|
Filing Dt:
|
06/08/2006
|
Title:
|
LAYOUT PATTERN FOR DEEP WELL REGION TO FACILITATE ROUTING BODY-BIAS VOLTAGE
|
|
|
Patent #:
|
|
Issue Dt:
|
05/27/2008
|
Application #:
|
11454355
|
Filing Dt:
|
06/16/2006
|
Title:
|
METHOD AND SYSTEM FOR CACHING ATTRIBUTE DATA FOR MATCHING ATTRIBUTES WITH PHYSICAL ADDRESSES
|
|
|
Patent #:
|
|
Issue Dt:
|
01/26/2010
|
Application #:
|
11473608
|
Filing Dt:
|
06/22/2006
|
Title:
|
CIRCUITS AND METHODS FOR DETECTING AND ASSISTING WIRE TRANSITIONS
|
|
|
Patent #:
|
|
Issue Dt:
|
03/30/2010
|
Application #:
|
11477970
|
Filing Dt:
|
06/28/2006
|
Title:
|
DOUBLE DIAMOND CLOCK AND POWER DISTRIBUTION
|
|
|
Patent #:
|
|
Issue Dt:
|
02/25/2014
|
Application #:
|
11479486
|
Filing Dt:
|
06/29/2006
|
Title:
|
Processor modifications to increase computer system security
|
|
|
Patent #:
|
|
Issue Dt:
|
02/09/2010
|
Application #:
|
11479616
|
Filing Dt:
|
06/30/2006
|
Title:
|
ENHANCED CLOCK SIGNAL FLEXIBLE DISTRIBUTION SYSTEM AND METHOD
|
|