Total properties:
36
|
|
Patent #:
|
|
Issue Dt:
|
02/07/2012
|
Application #:
|
12713880
|
Filing Dt:
|
02/26/2010
|
Publication #:
|
|
Pub Dt:
|
09/01/2011
| | | | |
Title:
|
METHOD OF DEBUGGING MULTIPLE PROCESSES
|
|
|
Patent #:
|
|
Issue Dt:
|
09/02/2014
|
Application #:
|
13690923
|
Filing Dt:
|
11/30/2012
|
Publication #:
|
|
Pub Dt:
|
05/02/2013
| | | | |
Title:
|
Data Processing Apparatus and Related Methods of Debugging Processing Circuitry
|
|
|
Patent #:
|
|
Issue Dt:
|
05/12/2015
|
Application #:
|
13938046
|
Filing Dt:
|
07/09/2013
|
Publication #:
|
|
Pub Dt:
|
01/09/2014
| | | | |
Title:
|
PRIORITISING EVENT DATA OVER CONFIGURATION DATA IN A SINGLE INTERFACE IN A SOC/DEBUG ARCHITECTURE
|
|
|
Patent #:
|
|
Issue Dt:
|
12/22/2015
|
Application #:
|
13938053
|
Filing Dt:
|
07/09/2013
|
Publication #:
|
|
Pub Dt:
|
01/09/2014
| | | | |
Title:
|
DEBUG ARCHITECTURE
|
|
|
Patent #:
|
|
Issue Dt:
|
04/07/2015
|
Application #:
|
13938065
|
Filing Dt:
|
07/09/2013
|
Publication #:
|
|
Pub Dt:
|
01/09/2014
| | | | |
Title:
|
DEBUG ARCHITECTURE
|
|
|
Patent #:
|
|
Issue Dt:
|
11/03/2015
|
Application #:
|
13938077
|
Filing Dt:
|
07/09/2013
|
Publication #:
|
|
Pub Dt:
|
01/09/2014
| | | | |
Title:
|
DEBUG ARCHITECTURE
|
|
|
Patent #:
|
|
Issue Dt:
|
05/05/2015
|
Application #:
|
13938088
|
Filing Dt:
|
07/09/2013
|
Publication #:
|
|
Pub Dt:
|
01/09/2014
| | | | |
Title:
|
PRIORITIZING TRANSPORT OF DEBUG DATA ON AN INTEGRATED CIRCUIT CHIP BY DATA TYPE
|
|
|
Patent #:
|
|
Issue Dt:
|
07/11/2017
|
Application #:
|
13938098
|
Filing Dt:
|
07/09/2013
|
Publication #:
|
|
Pub Dt:
|
01/09/2014
| | | | |
Title:
|
DEBUG ARCHITECTURE
|
|
|
Patent #:
|
|
Issue Dt:
|
11/17/2015
|
Application #:
|
14251044
|
Filing Dt:
|
04/11/2014
|
Publication #:
|
|
Pub Dt:
|
08/13/2015
| | | | |
Title:
|
Functional Testing of an Integrated Circuit Chip
|
|
|
Patent #:
|
|
Issue Dt:
|
09/22/2015
|
Application #:
|
14251157
|
Filing Dt:
|
04/11/2014
|
Publication #:
|
|
Pub Dt:
|
08/13/2015
| | | | |
Title:
|
Monitoring Functional Testing of an Integrated Circuit Chip
|
|
|
Patent #:
|
|
Issue Dt:
|
08/23/2016
|
Application #:
|
14251260
|
Filing Dt:
|
04/11/2014
|
Publication #:
|
|
Pub Dt:
|
09/24/2015
| | | | |
Title:
|
Routing Debug Messages
|
|
|
Patent #:
|
|
Issue Dt:
|
11/20/2018
|
Application #:
|
14843745
|
Filing Dt:
|
09/02/2015
|
Publication #:
|
|
Pub Dt:
|
12/31/2015
| | | | |
Title:
|
DEBUG ARCHITECTURE
|
|
|
Patent #:
|
|
Issue Dt:
|
04/25/2017
|
Application #:
|
14879597
|
Filing Dt:
|
10/09/2015
|
Publication #:
|
|
Pub Dt:
|
02/04/2016
| | | | |
Title:
|
Functional Testing of an Integrated Circuit Chip
|
|
|
Patent #:
|
|
Issue Dt:
|
10/02/2018
|
Application #:
|
15235308
|
Filing Dt:
|
08/12/2016
|
Publication #:
|
|
Pub Dt:
|
02/16/2017
| | | | |
Title:
|
Debug Adapter
|
|
|
Patent #:
|
|
Issue Dt:
|
05/15/2018
|
Application #:
|
15235597
|
Filing Dt:
|
08/12/2016
|
Publication #:
|
|
Pub Dt:
|
02/16/2017
| | | | |
Title:
|
RECONFIGURING DEBUG CIRCUITRY
|
|
|
Patent #:
|
|
Issue Dt:
|
05/21/2019
|
Application #:
|
15235647
|
Filing Dt:
|
08/12/2016
|
Publication #:
|
|
Pub Dt:
|
02/16/2017
| | | | |
Title:
|
Profiling Transactions on an Integrated Circuit Chip
|
|
|
Patent #:
|
|
Issue Dt:
|
10/08/2019
|
Application #:
|
15241471
|
Filing Dt:
|
08/19/2016
|
Publication #:
|
|
Pub Dt:
|
02/23/2017
| | | | |
Title:
|
TRACING INTERCONNECT CIRCUITRY
|
|
|
Patent #:
|
|
Issue Dt:
|
03/27/2018
|
Application #:
|
15241805
|
Filing Dt:
|
08/19/2016
|
Publication #:
|
|
Pub Dt:
|
12/08/2016
| | | | |
Title:
|
DEBUG ARCHITECTURE
|
|
|
Patent #:
|
|
Issue Dt:
|
06/18/2019
|
Application #:
|
15245541
|
Filing Dt:
|
08/24/2016
|
Publication #:
|
|
Pub Dt:
|
03/02/2017
| | | | |
Title:
|
Packet Data Protocol
|
|
|
Patent #:
|
|
Issue Dt:
|
08/27/2019
|
Application #:
|
15365686
|
Filing Dt:
|
11/30/2016
|
Publication #:
|
|
Pub Dt:
|
06/01/2017
| | | | |
Title:
|
INTEGRATED CIRCUIT SECURITY
|
|
|
Patent #:
|
|
Issue Dt:
|
03/27/2018
|
Application #:
|
15617953
|
Filing Dt:
|
06/08/2017
|
Publication #:
|
|
Pub Dt:
|
09/28/2017
| | | | |
Title:
|
DEBUG ARCHITECTURE
|
|
|
Patent #:
|
|
Issue Dt:
|
01/21/2020
|
Application #:
|
15906730
|
Filing Dt:
|
02/27/2018
|
Publication #:
|
|
Pub Dt:
|
07/05/2018
| | | | |
Title:
|
Reconfiguring Debug Circuitry
|
|
|
Patent #:
|
|
Issue Dt:
|
12/15/2020
|
Application #:
|
16292530
|
Filing Dt:
|
03/05/2019
|
Publication #:
|
|
Pub Dt:
|
09/12/2019
| | | | |
Title:
|
MONITORING ACCESSES TO A REGION OF AN INTEGRATED CIRCUIT CHIP
|
|
|
Patent #:
|
|
Issue Dt:
|
04/13/2021
|
Application #:
|
16380439
|
Filing Dt:
|
04/10/2019
|
Publication #:
|
|
Pub Dt:
|
10/15/2020
| | | | |
Title:
|
PERFORMANCE PROFILING FOR A MULTITHREADED PROCESSOR
|
|
|
Patent #:
|
|
Issue Dt:
|
08/17/2021
|
Application #:
|
16413829
|
Filing Dt:
|
05/16/2019
|
Publication #:
|
|
Pub Dt:
|
09/05/2019
| | | | |
Title:
|
Packet Data Protocol
|
|
|
Patent #:
|
|
Issue Dt:
|
08/10/2021
|
Application #:
|
16460448
|
Filing Dt:
|
07/02/2019
|
Publication #:
|
|
Pub Dt:
|
01/09/2020
| | | | |
Title:
|
Variable Address Length Communication Protocol
|
|
|
Patent #:
|
|
Issue Dt:
|
06/01/2021
|
Application #:
|
16525989
|
Filing Dt:
|
07/30/2019
|
Publication #:
|
|
Pub Dt:
|
11/21/2019
| | | | |
Title:
|
RECONFIGURING MONITORING CIRCUITRY
|
|
|
Patent #:
|
|
Issue Dt:
|
05/09/2023
|
Application #:
|
16528394
|
Filing Dt:
|
07/31/2019
|
Publication #:
|
|
Pub Dt:
|
03/19/2020
| | | | |
Title:
|
Error Detection Within An Integrated Circuit Chip
|
|
|
Patent #:
|
|
Issue Dt:
|
01/11/2022
|
Application #:
|
16696812
|
Filing Dt:
|
11/26/2019
|
Publication #:
|
|
Pub Dt:
|
05/27/2021
| | | | |
Title:
|
Monitoring Processors Operating in Lockstep
|
|
|
Patent #:
|
|
Issue Dt:
|
02/20/2024
|
Application #:
|
16850100
|
Filing Dt:
|
04/16/2020
|
Publication #:
|
|
Pub Dt:
|
10/22/2020
| | | | |
Title:
|
GENERATION OF TRACE MESSAGES INCLUDING AN INSTRUCTION RETIREMENT COUNT AND A STALL COUNT
|
|
|
Patent #:
|
|
Issue Dt:
|
05/21/2024
|
Application #:
|
16925445
|
Filing Dt:
|
07/10/2020
|
Publication #:
|
|
Pub Dt:
|
01/14/2021
| | | | |
Title:
|
Handling Trace Data for Jumps in Program Flow
|
|
|
Patent #:
|
|
Issue Dt:
|
08/09/2022
|
Application #:
|
16940960
|
Filing Dt:
|
07/28/2020
|
Publication #:
|
|
Pub Dt:
|
02/04/2021
| | | | |
Title:
|
Emulating Broadcast in a Network on Chip
|
|
|
Patent #:
|
|
Issue Dt:
|
08/09/2022
|
Application #:
|
16994030
|
Filing Dt:
|
08/14/2020
|
Publication #:
|
|
Pub Dt:
|
02/18/2021
| | | | |
Title:
|
Routing Messages in an Integrated Circuit Chip Device Using a Crosslinked Tree Structure
|
|
|
Patent #:
|
|
Issue Dt:
|
11/16/2021
|
Application #:
|
16994373
|
Filing Dt:
|
08/14/2020
|
Publication #:
|
|
Pub Dt:
|
02/18/2021
| | | | |
Title:
|
RECONFIGURING AN ADDRESSING MECHANISM FOR A SYSTEM ON CHIP TO BYPASS A DEFECTIVE BRANCH UNIT
|
|
|
Patent #:
|
|
Issue Dt:
|
08/30/2022
|
Application #:
|
16994444
|
Filing Dt:
|
08/14/2020
|
Publication #:
|
|
Pub Dt:
|
02/18/2021
| | | | |
Title:
|
BROADCASTING EVENT MESSAGES IN A SYSTEM ON CHIP USING A CROSSLINKED TREE STRUCTURE
|
|
|
Patent #:
|
|
Issue Dt:
|
07/18/2023
|
Application #:
|
17064594
|
Filing Dt:
|
10/06/2020
|
Publication #:
|
|
Pub Dt:
|
04/08/2021
| | | | |
Title:
|
MESSAGE MONITORING
|
|