skip navigationU S P T O SealUnited States Patent and Trademark Office AOTW logo
Home|Site Index|Search|Guides|Contacts|eBusiness|eBiz alerts|News|Help
Assignments on the Web > Patent Query
Patent Assignment Details
NOTE:Results display only for issued patents and published applications. For pending or abandoned applications please consult USPTO staff.

Reel/Frame:017136/0775   Pages: 10
Recorded: 12/22/2005
Conveyance: TRANSLATION: TRANSLATION CERTIFICATE
Total properties: 10
1
Patent #:
Issue Dt:
03/07/2006
Application #:
10751175
Filing Dt:
12/30/2003
Publication #:
Pub Dt:
08/12/2004
Title:
SEMICONDUCTOR PACKAGE WITH A HEAT SPREADER
2
Patent #:
Issue Dt:
09/27/2005
Application #:
10751183
Filing Dt:
12/30/2003
Publication #:
Pub Dt:
11/18/2004
Title:
SEMICONDUCTOR PACKAGE AND STRUCTURE THEREOF
3
Patent #:
Issue Dt:
09/27/2005
Application #:
10751183
Filing Dt:
12/30/2003
Publication #:
Pub Dt:
11/18/2004
Title:
SEMICONDUCTOR PACKAGE AND STRUCTURE THEREOF
4
Patent #:
Issue Dt:
08/08/2006
Application #:
10751198
Filing Dt:
12/30/2003
Publication #:
Pub Dt:
08/12/2004
Title:
METHOD FOR PACKAGING A MULTI-CHIP MODULE OF A SEMICONDUCTOR DEVICE
5
Patent #:
Issue Dt:
10/11/2005
Application #:
10751199
Filing Dt:
12/30/2003
Publication #:
Pub Dt:
08/12/2004
Title:
METHOD FOR PACKAGING A SEMICONDUCTOR DEVICE
6
Patent #:
Issue Dt:
10/11/2005
Application #:
10751199
Filing Dt:
12/30/2003
Publication #:
Pub Dt:
08/12/2004
Title:
METHOD FOR PACKAGING A SEMICONDUCTOR DEVICE
7
Patent #:
Issue Dt:
10/10/2006
Application #:
10751200
Filing Dt:
12/30/2003
Publication #:
Pub Dt:
08/12/2004
Title:
METHOD FOR PACKAGING A MULTI-CHIP MODULE OF A SEMICONDUCTOR DEVICE
8
Patent #:
Issue Dt:
01/04/2005
Application #:
10751209
Filing Dt:
12/30/2003
Publication #:
Pub Dt:
08/12/2004
Title:
CERAMIC PACKAGING METHOD EMPLOYING FLIP-CHIP BONDING
9
Patent #:
Issue Dt:
01/04/2005
Application #:
10751209
Filing Dt:
12/30/2003
Publication #:
Pub Dt:
08/12/2004
Title:
CERAMIC PACKAGING METHOD EMPLOYING FLIP-CHIP BONDING
10
Patent #:
Issue Dt:
06/12/2007
Application #:
10751212
Filing Dt:
12/30/2003
Publication #:
Pub Dt:
08/12/2004
Title:
METHOD FOR PACKAGING A SEMICONDUCTOR DEVICE
Assignor
1
Exec Dt:
12/21/2004
Assignee
1
891-10 DAECHI-DONG
KANGNAM-KU
SEOUL, KOREA, REPUBLIC OF
Correspondence name and address
ANDREW D. FORTNEY, PH.D.
THE LAW OFFICES OF ANDREW D. ET AL
7257 N. MAPLE AVE., SUITE 107
FRESNO, CA 93720

Search Results as of: 09/23/2024 04:55 AM
If you have any comments or questions concerning the data displayed, contact PRD / Assignments at 571-272-3350. v.2.6
Web interface last modified: August 25, 2017 v.2.6
| .HOME | INDEX| SEARCH | eBUSINESS | CONTACT US | PRIVACY STATEMENT