Patent Assignment Details
NOTE:Results display only for issued patents and published applications.
For pending or abandoned applications please consult USPTO staff.
|
Reel/Frame: | 023653/0796 | |
| Pages: | 10 |
| | Recorded: | 12/15/2009 | | |
Conveyance: | ASSIGNMENT OF ASSIGNORS INTEREST (SEE DOCUMENT FOR DETAILS). |
|
Total properties:
1
|
|
Patent #:
|
|
Issue Dt:
|
05/15/2012
|
Application #:
|
12208231
|
Filing Dt:
|
09/10/2008
|
Title:
|
SYSTEM OF LANES OF PROCESSING UNITS RECEIVING INSTRUCTIONS VIA SHARED MEMORY UNITS FOR DATA-PARALLEL OR TASK-PARALLEL OPERATIONS
|
|
Assignee
|
|
|
2701 SAN TOMAS EXPRESSWAY |
SANTA CLARA, CALIFORNIA 95050 |
|
Correspondence name and address
|
|
PATTERSON & SHERIDAN, LLP.
|
|
3040 POST OAK BLVD.
|
|
SUITE 1500
|
|
HOUSTON, TX 77056
|
Search Results as of:
05/30/2024 09:01 AM
If you have any comments or questions concerning the data displayed,
contact
PRD / Assignments at 571-272-3350. v.2.6
Web interface last modified:
August 25, 2017 v.2.6
|