Patent Assignment Details
NOTE:Results display only for issued patents and published applications.
For pending or abandoned applications please consult USPTO staff.
|
| Reel/Frame: | 039889/0796 | |
| Pages: | 3 |
| | Recorded: | 09/29/2016 | | |
| Attorney Dkt #: | APPM/023287US |
| Conveyance: | ASSIGNMENT OF ASSIGNORS INTEREST (SEE DOCUMENT FOR DETAILS). |
|
|
Total properties:
1
|
|
|
|
Patent #:
|
|
Issue Dt:
|
01/09/2018
|
Application #:
|
15277394
|
Filing Dt:
|
09/27/2016
|
|
Publication #:
|
|
Pub Dt:
|
05/11/2017
| | | | |
|
Title:
|
INTEGRATED PROCESS AND STRUCTURE TO FORM III-V CHANNEL FOR SUB-7NM CMOS DEVICES
|
|
|
Assignee
|
|
|
|
|
| 3050 BOWERS AVENUE |
| SANTA CLARA, CALIFORNIA 95054 |
|
|
Correspondence name and address
|
| |
PATTERSON & SHERIDAN, LLP
|
| |
24 GREENWAY PLAZA, SUITE 1600
|
| |
HOUSTON, TX 77046
|
Search Results as of:
05/31/2024 03:09 PM
If you have any comments or questions concerning the data displayed,
contact
PRD / Assignments at 571-272-3350. v.2.6
Web interface last modified:
August 25, 2017 v.2.6
|
