Total properties:
175
Page
2
of
2
Pages:
1 2
|
|
Patent #:
|
|
Issue Dt:
|
11/22/2011
|
Application #:
|
11802434
|
Filing Dt:
|
05/23/2007
|
Publication #:
|
|
Pub Dt:
|
09/27/2007
| | | | |
Title:
|
CIRCUITIZED SUBSTRATE WITH CONDUCTIVE PASTE, ELECTRICAL ASSEMBLY INCLUDING SAID CIRCUITIZED SUBSTRATE AND METHOD OF MAKING SAID SUBSTRATE
|
|
|
Patent #:
|
|
Issue Dt:
|
03/30/2010
|
Application #:
|
11806685
|
Filing Dt:
|
06/04/2007
|
Publication #:
|
|
Pub Dt:
|
04/17/2008
| | | | |
Title:
|
CIRCUITIZED SUBSTRATE WITH INTERNAL RESISTOR, METHOD OF MAKING SAID CIRCUITIZED SUBSTRATE, AND ELECTRICAL ASSEMBLY UTILIZING SAID CIRCUITIZED SUBSTRATE
|
|
|
Patent #:
|
|
Issue Dt:
|
05/11/2010
|
Application #:
|
11808140
|
Filing Dt:
|
06/07/2007
|
Publication #:
|
|
Pub Dt:
|
12/11/2008
| | | | |
Title:
|
METHOD OF PROVIDING A PRINTED CIRCUIT BOARD WITH AN EDGE CONNECTION PORTION
|
|
|
Patent #:
|
|
Issue Dt:
|
02/05/2008
|
Application #:
|
11808596
|
Filing Dt:
|
06/12/2007
|
Publication #:
|
|
Pub Dt:
|
10/25/2007
| | | | |
Title:
|
METHOD OF MAKING CIRCUITIZED SUBSTRATE WITH INTERNAL ORGANIC MEMORY DEVICE
|
|
|
Patent #:
|
|
Issue Dt:
|
03/31/2009
|
Application #:
|
11822573
|
Filing Dt:
|
07/09/2007
|
Publication #:
|
|
Pub Dt:
|
11/01/2007
| | | | |
Title:
|
METHOD OF MAKING WIREBOND ELECTRONIC PACKAGE WITH ENHANCED CHIP PAD DESIGN
|
|
|
Patent #:
|
NONE
|
Issue Dt:
|
|
Application #:
|
11878673
|
Filing Dt:
|
07/26/2007
|
Publication #:
|
|
Pub Dt:
|
10/09/2008
| | | | |
Title:
|
Method of making a circuitized substrate having at least one capacitor therein
|
|
|
Patent #:
|
NONE
|
Issue Dt:
|
|
Application #:
|
11882149
|
Filing Dt:
|
07/31/2007
|
Publication #:
|
|
Pub Dt:
|
02/05/2009
| | | | |
Title:
|
Adhesive bleed prevention method and product produced from same
|
|
|
Patent #:
|
|
Issue Dt:
|
02/12/2008
|
Application #:
|
11882625
|
Filing Dt:
|
08/03/2007
|
Publication #:
|
|
Pub Dt:
|
11/22/2007
| | | | |
Title:
|
APPARATUS FOR MAKING CIRCUITIZED SUBSTRATES IN A CONTINUOUS MANNER
|
|
|
Patent #:
|
|
Issue Dt:
|
09/15/2009
|
Application #:
|
11889668
|
Filing Dt:
|
08/15/2007
|
Publication #:
|
|
Pub Dt:
|
12/13/2007
| | | | |
Title:
|
METHOD OF MAKING CIRCUITIZED SUBSTRATE WITH IMPROVED IMPEDANCE CONTROL CIRCUITRY, ELECTRICAL ASSEMBLY AND INFORMATION HANDLING SYSTEM
|
|
|
Patent #:
|
|
Issue Dt:
|
05/21/2013
|
Application #:
|
11896786
|
Filing Dt:
|
09/06/2007
|
Publication #:
|
|
Pub Dt:
|
01/03/2008
| | | | |
Title:
|
Circuitized substrate with dielectric layer having dielectric composition not including continuous or semi-continuous fibers
|
|
|
Patent #:
|
|
Issue Dt:
|
03/31/2009
|
Application #:
|
11902976
|
Filing Dt:
|
09/27/2007
|
Publication #:
|
|
Pub Dt:
|
01/24/2008
| | | | |
Title:
|
METHOD OF MAKING AN INTERPOSER
|
|
|
Patent #:
|
|
Issue Dt:
|
11/02/2010
|
Application #:
|
11905188
|
Filing Dt:
|
09/28/2007
|
Publication #:
|
|
Pub Dt:
|
01/31/2008
| | | | |
Title:
|
METHOD OF MAKING MULTILAYERED CIRCUITIZED SUBSTRATE ASSEMBLY
|
|
|
Patent #:
|
|
Issue Dt:
|
05/11/2010
|
Application #:
|
11907004
|
Filing Dt:
|
10/09/2007
|
Publication #:
|
|
Pub Dt:
|
04/09/2009
| | | | |
Title:
|
METHOD OF MAKING CIRCUITIZED SUBSTRATE WITH INTERNAL OPTICAL PATHWAY USING PHOTOLITHOGRAPHY
|
|
|
Patent #:
|
|
Issue Dt:
|
06/02/2009
|
Application #:
|
11907006
|
Filing Dt:
|
10/09/2007
|
Publication #:
|
|
Pub Dt:
|
04/09/2009
| | | | |
Title:
|
METHOD OF MAKING CIRCUITIZED SUBSTRATE WITH INTERNAL OPTICAL PATHWAY
|
|
|
Patent #:
|
|
Issue Dt:
|
06/15/2010
|
Application #:
|
11976468
|
Filing Dt:
|
10/25/2007
|
Publication #:
|
|
Pub Dt:
|
04/30/2009
| | | | |
Title:
|
CIRCUITIZED SUBSTRATE WITH INTERNAL COOLING STRUCTURE AND ELECTRICAL ASSEMBLY UTILIZING SAME
|
|
|
Patent #:
|
NONE
|
Issue Dt:
|
|
Application #:
|
11976629
|
Filing Dt:
|
10/26/2007
|
Publication #:
|
|
Pub Dt:
|
03/06/2008
| | | | |
Title:
|
Circuitized substrate with increased roughness conductive layer as part thereof
|
|
|
Patent #:
|
|
Issue Dt:
|
11/24/2009
|
Application #:
|
12003299
|
Filing Dt:
|
12/21/2007
|
Publication #:
|
|
Pub Dt:
|
05/01/2008
| | | | |
Title:
|
METHOD OF MAKING MULTI-CHIP ELECTRONIC PACKAGE WITH REDUCED LINE SKEW
|
|
|
Patent #:
|
NONE
|
Issue Dt:
|
|
Application #:
|
12007178
|
Filing Dt:
|
01/08/2008
|
Publication #:
|
|
Pub Dt:
|
05/08/2008
| | | | |
Title:
|
Circuitized substrate with sintered paste connections and multilayered substrate assembly having said substrate as part thereof
|
|
|
Patent #:
|
NONE
|
Issue Dt:
|
|
Application #:
|
12007704
|
Filing Dt:
|
01/15/2008
|
Publication #:
|
|
Pub Dt:
|
07/16/2009
| | | | |
Title:
|
Method of making circuitized assembly including a plurality of circuitized substrates
|
|
|
Patent #:
|
|
Issue Dt:
|
08/14/2012
|
Application #:
|
12007820
|
Filing Dt:
|
01/16/2008
|
Publication #:
|
|
Pub Dt:
|
07/16/2009
| | | | |
Title:
|
METHOD OF MAKING CIRCUITIZED SUBSTRATES HAVING FILM RESISTORS AS PART THEREOF
|
|
|
Patent #:
|
|
Issue Dt:
|
02/17/2009
|
Application #:
|
12010004
|
Filing Dt:
|
01/18/2008
|
Publication #:
|
|
Pub Dt:
|
05/22/2008
| | | | |
Title:
|
INFORMATION HANDLING SYSTEM UTILIZING CIRCUITIZED SUBSTRATE WITH SPLIT CONDUCTIVE LAYER
|
|
|
Patent #:
|
|
Issue Dt:
|
01/25/2011
|
Application #:
|
12010335
|
Filing Dt:
|
01/24/2008
|
Publication #:
|
|
Pub Dt:
|
06/19/2008
| | | | |
Title:
|
HIGH SPEED INTERPOSER
|
|
|
Patent #:
|
NONE
|
Issue Dt:
|
|
Application #:
|
12010469
|
Filing Dt:
|
01/25/2008
|
Publication #:
|
|
Pub Dt:
|
05/29/2008
| | | | |
Title:
|
Method of making high speed interposer
|
|
|
Patent #:
|
NONE
|
Issue Dt:
|
|
Application #:
|
12078206
|
Filing Dt:
|
03/28/2008
|
Publication #:
|
|
Pub Dt:
|
10/01/2009
| | | | |
Title:
|
Circuitized, multilayer substrate
|
|
|
Patent #:
|
|
Issue Dt:
|
01/12/2010
|
Application #:
|
12081042
|
Filing Dt:
|
04/10/2008
|
Publication #:
|
|
Pub Dt:
|
08/14/2008
| | | | |
Title:
|
MULTILAYERED CIRCUITIZED SUBSTRATE WITH P-ARAMID DIELECTRIC LAYERS AND METHOD OF MAKING SAME
|
|
|
Patent #:
|
|
Issue Dt:
|
12/27/2011
|
Application #:
|
12081051
|
Filing Dt:
|
04/10/2008
|
Publication #:
|
|
Pub Dt:
|
08/14/2008
| | | | |
Title:
|
CIRCUITIZED SUBSTRATE WITH CONTINUOUS THERMOPLASTIC SUPPORT FILM DIELECTRIC LAYERS
|
|
|
Patent #:
|
|
Issue Dt:
|
11/23/2010
|
Application #:
|
12148271
|
Filing Dt:
|
04/17/2008
|
Publication #:
|
|
Pub Dt:
|
10/23/2008
| | | | |
Title:
|
CIRCUITIZED SUBSTRATES UTILIZING SMOOTH-SIDED CONDUCTIVE LAYERS AS PART THEREOF
|
|
|
Patent #:
|
|
Issue Dt:
|
10/04/2011
|
Application #:
|
12215079
|
Filing Dt:
|
06/25/2008
|
Publication #:
|
|
Pub Dt:
|
12/31/2009
| | | | |
Title:
|
SPRING ACTUATED CLAMPING MECHANISM
|
|
|
Patent #:
|
|
Issue Dt:
|
09/07/2010
|
Application #:
|
12283146
|
Filing Dt:
|
09/09/2008
|
Publication #:
|
|
Pub Dt:
|
03/11/2010
| | | | |
Title:
|
MULTI-LAYER EMBEDDED CAPACITANCE AND RESISTANCE SUBSTRATE CORE
|
|
|
Patent #:
|
|
Issue Dt:
|
09/28/2010
|
Application #:
|
12380616
|
Filing Dt:
|
03/02/2009
|
Publication #:
|
|
Pub Dt:
|
08/20/2009
| | | | |
Title:
|
CAPACITIVE SUBSTRATE AND METHOD OF MAKING SAME
|
|
|
Patent #:
|
|
Issue Dt:
|
07/03/2012
|
Application #:
|
12380617
|
Filing Dt:
|
03/02/2009
|
Publication #:
|
|
Pub Dt:
|
07/09/2009
| | | | |
Title:
|
MULTILAYERED CIRCUITIZED SUBSTRATE WITH P-ARAMID DIELECTRIC LAYERS AND METHOD OF MAKING SAME
|
|
|
Patent #:
|
|
Issue Dt:
|
08/06/2013
|
Application #:
|
12380618
|
Filing Dt:
|
03/02/2009
|
Publication #:
|
|
Pub Dt:
|
07/09/2009
| | | | |
Title:
|
METHOD OF MAKING HALOGEN-FREE CIRCUITIZED SUBSTRATE WITH REDUCED THERMAL EXPANSION
|
|
|
Patent #:
|
NONE
|
Issue Dt:
|
|
Application #:
|
12380637
|
Filing Dt:
|
03/02/2009
|
Publication #:
|
|
Pub Dt:
|
10/15/2009
| | | | |
Title:
|
Method of making a circuitized substrate with continuous thermoplastic support film dielectric layers
|
|
|
Patent #:
|
NONE
|
Issue Dt:
|
|
Application #:
|
12460975
|
Filing Dt:
|
07/27/2009
|
Publication #:
|
|
Pub Dt:
|
01/27/2011
| | | | |
Title:
|
Photosensitive dielectric film
|
|
|
Patent #:
|
|
Issue Dt:
|
08/16/2016
|
Application #:
|
12589239
|
Filing Dt:
|
10/20/2009
|
Publication #:
|
|
Pub Dt:
|
02/17/2011
| | | | |
Title:
|
Method of making a circuitized substrate
|
|
|
Patent #:
|
|
Issue Dt:
|
03/26/2013
|
Application #:
|
12592682
|
Filing Dt:
|
11/30/2009
|
Publication #:
|
|
Pub Dt:
|
06/02/2011
| | | | |
Title:
|
ELECTRONIC PACKAGE INCLUDING HIGH DENSITY INTERPOSER AND CIRCUITIZED SUBSTRATE ASSEMBLY UTILIZING SAME
|
|
|
Patent #:
|
|
Issue Dt:
|
08/21/2012
|
Application #:
|
12592734
|
Filing Dt:
|
12/01/2009
|
Publication #:
|
|
Pub Dt:
|
06/02/2011
| | | | |
Title:
|
METHOD OF MAKING HIGH DENSITY INTERPOSER AND ELECTRONIC PACKAGE UTILIZING SAME
|
|
|
Patent #:
|
NONE
|
Issue Dt:
|
|
Application #:
|
12653680
|
Filing Dt:
|
12/16/2009
|
Publication #:
|
|
Pub Dt:
|
06/16/2011
| | | | |
Title:
|
Chemical modification of chromate conversion coated aluminum work pieces
|
|
|
Patent #:
|
|
Issue Dt:
|
07/12/2011
|
Application #:
|
12657394
|
Filing Dt:
|
01/20/2010
|
Publication #:
|
|
Pub Dt:
|
07/21/2011
| | | | |
Title:
|
METHOD FOR MAKING CIRCUITIZED SUBSTRATES HAVING PHOTO-IMAGEABLE DIELECTRIC LAYERS IN A CONTINUOUS MANNER
|
|
|
Patent #:
|
|
Issue Dt:
|
03/01/2011
|
Application #:
|
12659521
|
Filing Dt:
|
03/11/2010
|
Publication #:
|
|
Pub Dt:
|
07/22/2010
| | | | |
Title:
|
SYNCHRONOUS SEMICONDUCTOR DEVICE AND DATA PROCESSING SYSTEM INCLUDING THE SAME
|
|
|
Patent #:
|
NONE
|
Issue Dt:
|
|
Application #:
|
12712238
|
Filing Dt:
|
02/25/2010
|
Publication #:
|
|
Pub Dt:
|
08/25/2011
| | | | |
Title:
|
Halogen-Free Dielectric Composition For use As Dielectric Layer In Circuitized Substrates
|
|
|
Patent #:
|
|
Issue Dt:
|
03/27/2012
|
Application #:
|
12720849
|
Filing Dt:
|
03/10/2010
|
Publication #:
|
|
Pub Dt:
|
07/01/2010
| | | | |
Title:
|
MULTI-LAYER EMBEDDED CAPACITANCE AND RESISTANCE SUBSTRATE CORE
|
|
|
Patent #:
|
|
Issue Dt:
|
09/24/2013
|
Application #:
|
12764993
|
Filing Dt:
|
04/22/2010
|
Publication #:
|
|
Pub Dt:
|
06/28/2012
| | | | |
Title:
|
CORELESS LAYER BUILDUP STRUCTURE
|
|
|
Patent #:
|
|
Issue Dt:
|
09/17/2013
|
Application #:
|
12764994
|
Filing Dt:
|
04/22/2010
|
Publication #:
|
|
Pub Dt:
|
06/28/2012
| | | | |
Title:
|
CORELESS LAYER BUILDUP STRUCTURE WITH LGA
|
|
|
Patent #:
|
|
Issue Dt:
|
05/24/2016
|
Application #:
|
12764997
|
Filing Dt:
|
04/22/2010
|
Publication #:
|
|
Pub Dt:
|
02/09/2012
| | | | |
Title:
|
CORELESS LAYER BUILDUP STRUCTURE WITH LGA AND JOINING LAYER
|
|
|
Patent #:
|
NONE
|
Issue Dt:
|
|
Application #:
|
12765110
|
Filing Dt:
|
04/22/2010
|
Publication #:
|
|
Pub Dt:
|
10/27/2011
| | | | |
Title:
|
METHOD FOR VIA PLATING IN ELECTRONIC PACKAGES CONTAINING FLUOROPOLYMER DIELECTRIC LAYERS
|
|
|
Patent #:
|
|
Issue Dt:
|
06/12/2012
|
Application #:
|
12782187
|
Filing Dt:
|
05/18/2010
|
Publication #:
|
|
Pub Dt:
|
11/24/2011
| | | | |
Title:
|
POWER CORE FOR USE IN CIRCUITIZED SUBSTRATE AND METHOD OF MAKING SAME
|
|
|
Patent #:
|
|
Issue Dt:
|
07/05/2011
|
Application #:
|
12789642
|
Filing Dt:
|
05/28/2010
|
Publication #:
|
|
Pub Dt:
|
12/23/2010
| | | | |
Title:
|
HIGH DENSITY CONNECTOR FOR INTERCONNECTING FINE PITCH CIRCUIT PACKAGING STRUCTURES
|
|
|
Patent #:
|
|
Issue Dt:
|
06/12/2012
|
Application #:
|
12836612
|
Filing Dt:
|
08/13/2010
|
Publication #:
|
|
Pub Dt:
|
02/16/2012
| | | | |
Title:
|
SEMI-CONDUCTOR CHIP WITH COMPRESSIBLE CONTACT STRUCTURE AND ELECTRONIC PACKAGE UTILIZING SAME
|
|
|
Patent #:
|
NONE
|
Issue Dt:
|
|
Application #:
|
12837584
|
Filing Dt:
|
07/16/2010
|
Publication #:
|
|
Pub Dt:
|
01/19/2012
| | | | |
Title:
|
METHOD OF FORMING FIBROUS LAMINATE CHIP CARRIER STRUCTURES
|
|
|
Patent #:
|
|
Issue Dt:
|
08/14/2012
|
Application #:
|
12837640
|
Filing Dt:
|
07/16/2010
|
Publication #:
|
|
Pub Dt:
|
01/19/2012
| | | | |
Title:
|
A METHOD OF JOINING A SEMICONDUCTOR DEVICE/CHIP TO A PRINTED WIRING BOARD
|
|
|
Patent #:
|
|
Issue Dt:
|
08/14/2012
|
Application #:
|
12854252
|
Filing Dt:
|
08/11/2010
|
Publication #:
|
|
Pub Dt:
|
12/30/2010
| | | | |
Title:
|
CIRCUITIZED SUBSTRATES UTILIZING SMOOTH-SIDED CONDUCTIVE LAYERS AS PART THEREOF
|
|
|
Patent #:
|
|
Issue Dt:
|
03/27/2012
|
Application #:
|
12884392
|
Filing Dt:
|
09/17/2010
|
Publication #:
|
|
Pub Dt:
|
03/22/2012
| | | | |
Title:
|
LIQUID CRYSTAL POLYMER LAYER FOR ENCAPSULATION AND IMPROVED HERMITICITY OF CIRCUITIZED SUBSTRATES
|
|
|
Patent #:
|
|
Issue Dt:
|
10/16/2012
|
Application #:
|
12884421
|
Filing Dt:
|
09/17/2010
|
Publication #:
|
|
Pub Dt:
|
03/22/2012
| | | | |
Title:
|
ANTI-TAMPER MICROCHIP PACKAGE BASED ON THERMAL NANOFLUIDS OR FLUIDS
|
|
|
Patent #:
|
|
Issue Dt:
|
04/01/2014
|
Application #:
|
12884657
|
Filing Dt:
|
09/17/2010
|
Publication #:
|
|
Pub Dt:
|
03/22/2012
| | | | |
Title:
|
CONDUCTING PASTE FOR DEVICE LEVEL INTERCONNECTS
|
|
|
Patent #:
|
NONE
|
Issue Dt:
|
|
Application #:
|
12904305
|
Filing Dt:
|
10/14/2010
|
Publication #:
|
|
Pub Dt:
|
09/27/2012
| | | | |
Title:
|
LAND GRID ARRAY (LGA) CONTACT CONNECTOR MODIFICATION
|
|
|
Patent #:
|
|
Issue Dt:
|
08/06/2013
|
Application #:
|
12909983
|
Filing Dt:
|
10/22/2010
|
Publication #:
|
|
Pub Dt:
|
09/06/2012
| | | | |
Title:
|
METHOD OF FORMING MULTILAYER CAPACITORS IN A PRINTED CIRCUIT SUBSTRATE
|
|
|
Patent #:
|
NONE
|
Issue Dt:
|
|
Application #:
|
12910020
|
Filing Dt:
|
10/22/2010
|
Publication #:
|
|
Pub Dt:
|
06/28/2012
| | | | |
Title:
|
ELECTRONIC PACKAGE AND METHOD OF MAKING SAME
|
|
|
Patent #:
|
|
Issue Dt:
|
08/21/2012
|
Application #:
|
12938759
|
Filing Dt:
|
11/03/2010
|
Publication #:
|
|
Pub Dt:
|
02/24/2011
| | | | |
Title:
|
METHOD OF MAKING CIRCUITIZED SUBSTRATE WITH RESISTOR INCLUDING MATERIAL WITH METAL COMPONENT AND ELECTRICAL ASSEMBLY AND INFORMATION HANDLING SYSTEM UTILIZING SAID CIRCUITIZED SUBSTRATE
|
|
|
Patent #:
|
NONE
|
Issue Dt:
|
|
Application #:
|
12939659
|
Filing Dt:
|
11/04/2010
|
Publication #:
|
|
Pub Dt:
|
05/10/2012
| | | | |
Title:
|
HIGH BANDWIDTH SEMICONDUCTOR BALL GRID ARRAY PACKAGE
|
|
|
Patent #:
|
|
Issue Dt:
|
10/30/2012
|
Application #:
|
12972700
|
Filing Dt:
|
12/20/2010
|
Publication #:
|
|
Pub Dt:
|
06/21/2012
| | | | |
Title:
|
CIRCUITIZED SUBSTRATE WITH DIELECTRIC INTERPOSER ASSEMBLY AND METHOD
|
|
|
Patent #:
|
NONE
|
Issue Dt:
|
|
Application #:
|
13009922
|
Filing Dt:
|
01/20/2011
|
Publication #:
|
|
Pub Dt:
|
09/27/2012
| | | | |
Title:
|
CONDUCTIVE METAL NUB FOR ENHANCED ELECTRICAL INTERCONNECTION, AND INFORMATION HANDLING SYSTEM UTILIZING SAME
|
|
|
Patent #:
|
|
Issue Dt:
|
10/15/2013
|
Application #:
|
13022654
|
Filing Dt:
|
02/08/2011
|
Publication #:
|
|
Pub Dt:
|
08/09/2012
| | | | |
Title:
|
ELECTRONIC PACKAGE WITH THERMAL INTERPOSER AND METHOD OF MAKING SAME
|
|
|
Patent #:
|
NONE
|
Issue Dt:
|
|
Application #:
|
13041655
|
Filing Dt:
|
03/07/2011
|
Publication #:
|
|
Pub Dt:
|
09/13/2012
| | | | |
Title:
|
DEFECTIVE CONDUCTIVE SURFACE PAD REPAIR FOR MICROELECTRONIC CIRCUIT CARDS
|
|
|
Patent #:
|
NONE
|
Issue Dt:
|
|
Application #:
|
13082502
|
Filing Dt:
|
04/08/2011
|
Publication #:
|
|
Pub Dt:
|
10/11/2012
| | | | |
Title:
|
CONDUCTIVE METAL MICRO-PILLARS FOR ENHANCED ELECTRICAL INTERCONNECTION
|
|
|
Patent #:
|
NONE
|
Issue Dt:
|
|
Application #:
|
13082599
|
Filing Dt:
|
04/08/2011
|
Publication #:
|
|
Pub Dt:
|
10/11/2012
| | | | |
Title:
|
MODULAR, DETACHABLE COMPUTE LEAF FOR USE WITH COMPUTING SYSTEM
|
|
|
Patent #:
|
|
Issue Dt:
|
06/12/2012
|
Application #:
|
13090676
|
Filing Dt:
|
04/20/2011
|
Publication #:
|
|
Pub Dt:
|
08/18/2011
| | | | |
Title:
|
METHOD OF APPLYING FORCE TO ELECTRICAL CONTACTS ON A PRINTED CIRCUIT BOARD
|
|
|
Patent #:
|
|
Issue Dt:
|
08/06/2013
|
Application #:
|
13184699
|
Filing Dt:
|
07/18/2011
|
Title:
|
A METHOD OF FORMING AN ELECTRICALLY CONDUCTIVE PRINTED LINE
|
|
|
Patent #:
|
NONE
|
Issue Dt:
|
|
Application #:
|
13189980
|
Filing Dt:
|
07/25/2011
|
Publication #:
|
|
Pub Dt:
|
01/31/2013
| | | | |
Title:
|
THERMAL SUBSTRATE
|
|
|
Patent #:
|
NONE
|
Issue Dt:
|
|
Application #:
|
13197804
|
Filing Dt:
|
08/04/2011
|
Publication #:
|
|
Pub Dt:
|
02/07/2013
| | | | |
Title:
|
LIQUID CRYSTAL POLYMER (LCP) SURFACE LAYER ADHESION ENHANCEMENT
|
|
|
Patent #:
|
|
Issue Dt:
|
09/20/2016
|
Application #:
|
13198756
|
Filing Dt:
|
08/05/2011
|
Publication #:
|
|
Pub Dt:
|
02/07/2013
| | | | |
Title:
|
ELECTRICALLY CONDUCTIVE ADHESIVE (ECA) FOR MULTILAYER DEVICE INTERCONNECTS
|
|
|
Patent #:
|
|
Issue Dt:
|
09/05/2017
|
Application #:
|
13252256
|
Filing Dt:
|
10/04/2011
|
Publication #:
|
|
Pub Dt:
|
01/26/2012
| | | | |
Title:
|
METHOD OF MAKING A CIRCUITIZED SUBSTRATE
|
|
|
Patent #:
|
|
Issue Dt:
|
05/21/2013
|
Application #:
|
13269770
|
Filing Dt:
|
10/10/2011
|
Title:
|
CIRCUITIZED SUBSTRATE WITH LOW LOSS CAPACITIVE MATERIAL AND METHOD OF MAKING SAME
|
|
|
Patent #:
|
|
Issue Dt:
|
11/26/2013
|
Application #:
|
13358716
|
Filing Dt:
|
01/26/2012
|
Title:
|
SOLDER AND ELECTRICALLY CONDUCTIVE ADHESIVE BASED INTERCONNECTION FOR CZT CRYSTAL ATTACH
|
|
|
Patent #:
|
|
Issue Dt:
|
|
Application #:
|
UNAVAILABLE
|
Filing Dt:
|
|
Title:
|
|
|