Patent Assignment Details
NOTE:Results display only for issued patents and published applications.
For pending or abandoned applications please consult USPTO staff.
|
| Reel/Frame: | 034925/0802 | |
| Pages: | 3 |
| | Recorded: | 02/10/2015 | | |
| Attorney Dkt #: | 1026A-15-6 |
| Conveyance: | ASSIGNMENT OF ASSIGNORS INTEREST (SEE DOCUMENT FOR DETAILS). |
|
|
Total properties:
4
|
|
|
|
Patent #:
|
|
Issue Dt:
|
03/21/2000
|
Application #:
|
09342486
|
Filing Dt:
|
06/29/1999
|
|
Title:
|
IMAGE SENSOR HAVING SELF-ALIGNED SILICIDE LAYER
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
12/27/2011
|
Application #:
|
11835388
|
Filing Dt:
|
08/07/2007
|
|
Publication #:
|
|
Pub Dt:
|
02/14/2008
| | | | |
|
Title:
|
SOLID STATE MEMORY DEVICE WITH PCI CONTROLLER
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
07/17/2012
|
Application #:
|
11835395
|
Filing Dt:
|
08/07/2007
|
|
Publication #:
|
|
Pub Dt:
|
02/14/2008
| | | | |
|
Title:
|
METHODS FOR ELIMINATING INTERMEDIATE BUSSING AND BRIDGING REQUIREMENTS BETWEEN A SOLID STATE MEMORY DEVICE WITH PCI CONTROLLER AND A MAIN SYSTEM BUS
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
07/14/2015
|
Application #:
|
13525781
|
Filing Dt:
|
06/18/2012
|
|
Publication #:
|
|
Pub Dt:
|
10/04/2012
| | | | |
|
Title:
|
Methods for eliminating intermediate bussing and bridging requirements between a solid state memory device with PCI controller and a main system bus
|
|
|
Assignee
|
|
|
|
|
| 2091, GYEONGCHUNG-DAERO, BUBAL-EUB, ICHEON-SI |
| GYEONGGI-DO, KOREA, REPUBLIC OF |
|
|
Correspondence name and address
|
| |
IP&T GROUP LLP
|
| |
8230 LEESBURG PIKE
|
| |
SUITE 650
|
| |
VIENNA, VA 22182
|
Search Results as of:
06/22/2024 09:50 AM
If you have any comments or questions concerning the data displayed,
contact
PRD / Assignments at 571-272-3350. v.2.6
Web interface last modified:
August 25, 2017 v.2.6
|
