Patent Assignment Details
NOTE:Results display only for issued patents and published applications.
For pending or abandoned applications please consult USPTO staff.
|
| Reel/Frame: | 012802/0805 | |
| Pages: | 5 |
| | Recorded: | 06/14/2002 | | |
| Conveyance: | MERGER (SEE DOCUMENT FOR DETAILS). |
|
|
Total properties:
3
|
|
|
|
Patent #:
|
|
Issue Dt:
|
03/19/2002
|
Application #:
|
09118225
|
Filing Dt:
|
07/17/1998
|
|
Publication #:
|
|
Pub Dt:
|
01/24/2002
| | | | |
|
Title:
|
DIGITAL CIRCUIT LAYOUT TECHNIQUES
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
11/05/2002
|
Application #:
|
09470086
|
Filing Dt:
|
12/22/1999
|
|
Title:
|
LOGIC EQUIVALENCE LEVERAGED PLACEMENT AND ROUTING OF AN IC DESIGN
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
10/29/2002
|
Application #:
|
09470540
|
Filing Dt:
|
12/22/1999
|
|
Title:
|
DIGITAL CIRCUIT LAYOUT TECHNIQUES USING CIRCUIT DECOMPOSITION AND PIN SWAPPING
|
|
|
Assignee
|
|
|
|
|
| 8005 S.W. BOECKMAN ROAD |
| WILSONVILLE, OREGON 97070 |
|
|
Correspondence name and address
|
| |
BLAKELY, SOKOLOFF, TAYLOR, ET AL.
|
| |
PAUL A. MENDONSA
|
| |
12400 WILSHIRE BOULEVARD
|
| |
SEVENTH FLOOR
|
| |
LOS ANGELES, CA 90025
|
Search Results as of:
05/28/2024 02:53 AM
If you have any comments or questions concerning the data displayed,
contact
PRD / Assignments at 571-272-3350. v.2.6
Web interface last modified:
August 25, 2017 v.2.6
|
