USPTO Assignments on the Web

	United States Patent and Trademark Office
	Home\|Site Index\|Search\|Guides\|Contacts\|eBusiness\|eBiz alerts\|News\|Help

Patent Assignment Details

NOTE:Results display only for issued patents and published applications. For pending or abandoned applications please consult USPTO staff.

Reel/Frame:	035888/0807			Pages:	152
		Recorded:	06/11/2015
Conveyance:	ASSIGNMENT OF ASSIGNORS INTEREST (SEE DOCUMENT FOR DETAILS).

Total properties: 15

Patent #:	9368424	Issue Dt:	06/14/2016	Application #:	11133966	Filing Dt:	05/20/2005
Publication #:	US20050263871	Pub Dt:	12/01/2005
Title:	METHOD OF FABRICATING A SEMICONDUCTOR DEVICE USED IN A STACKED-TYPE SEMICONDUCTOR DEVICE

Patent #:	NONE	Issue Dt:		Application #:	11136981	Filing Dt:	05/25/2005
Publication #:	US20060268593	Pub Dt:	11/30/2006
Title:	Read-only memory array with dielectric breakdown programmability

Patent #:	NONE	Issue Dt:		Application #:	11174861	Filing Dt:	07/05/2005
Publication #:	US20070007585	Pub Dt:	01/11/2007
Title:	Memory device with improved data retention

Patent #:	NONE	Issue Dt:		Application #:	11174881	Filing Dt:	07/05/2005
Publication #:	US20070007510	Pub Dt:	01/11/2007
Title:	Stackable memory device and organic transistor structure

Patent #:	NONE	Issue Dt:		Application #:	11201042	Filing Dt:	08/10/2005
Publication #:	US20070037371	Pub Dt:	02/15/2007
Title:	Method of forming gate electrode structures

Patent #:	NONE	Issue Dt:		Application #:	11214633	Filing Dt:	08/30/2005
Publication #:	US20060077745	Pub Dt:	04/13/2006
Title:	Semiconductor device and method for boosting word line

Patent #:	NONE	Issue Dt:		Application #:	11227749	Filing Dt:	09/15/2005
Publication #:	US20070054463	Pub Dt:	03/08/2007
Title:	Method for forming spacers between bitlines in virtual ground memory array and related structure

Patent #:	NONE	Issue Dt:		Application #:	11228840	Filing Dt:	09/16/2005
Publication #:	US20060077747	Pub Dt:	04/13/2006
Title:	Semiconductor device and data reading method

Patent #:	NONE	Issue Dt:		Application #:	11243078	Filing Dt:	10/04/2005
Publication #:	US20070076513	Pub Dt:	04/05/2007
Title:	Decoder for memory device with loading capacitor

Patent #:	NONE	Issue Dt:		Application #:	11257825	Filing Dt:	10/24/2005
Publication #:	US20060091537	Pub Dt:	05/04/2006
Title:	Semiconductor bonding pad and method of fabricating the same

Patent #:	NONE	Issue Dt:		Application #:	11258823	Filing Dt:	10/25/2005
Publication #:	US20060214218	Pub Dt:	09/28/2006
Title:	Semiconductor device and method of fabricating the same

Patent #:	NONE	Issue Dt:		Application #:	11261174	Filing Dt:	10/28/2005
Publication #:	US20060108677	Pub Dt:	05/25/2006
Title:	Multi-chip package and method of fabricating the same

Patent #:	9299578	Issue Dt:	03/29/2016	Application #:	11317083	Filing Dt:	12/21/2005
Publication #:	US20060276032	Pub Dt:	12/07/2006
Title:	Fabrication method for a semiconductor device

Patent #:	NONE	Issue Dt:		Application #:	11341932	Filing Dt:	01/26/2006
Publication #:	US20060244019	Pub Dt:	11/02/2006
Title:	Semiconductor device and method of fabricating the same

Patent #:	NONE	Issue Dt:		Application #:	11363792	Filing Dt:	02/28/2006
Publication #:	US20060281242	Pub Dt:	12/14/2006
Title:	Semiconductor device and fabrication method therefor

Assignor

Exec Dt:

06/01/2015

Assignee

198 CHAMPION COURT

SAN JOSE, CALIFORNIA 95134

Correspondence name and address
	CYPRESS SEMICONDUCTOR CORPORATION
	198 CHAMPION COURT
	SAN JOSE, CA 95134

Search Results as of: 05/29/2024 08:56 PM

If you have any comments or questions concerning the data displayed, contact PRD / Assignments at 571-272-3350. v.2.6

Web interface last modified: August 25, 2017 v.2.6