Patent Assignment Details
NOTE:Results display only for issued patents and published applications.
For pending or abandoned applications please consult USPTO staff.
|
Reel/Frame: | 013175/0813 | |
| Pages: | 3 |
| | Recorded: | 08/12/2002 | | |
Conveyance: | ASSIGNMENT OF ASSIGNORS INTEREST (SEE DOCUMENT FOR DETAILS). |
|
Total properties:
2
|
|
Patent #:
|
|
Issue Dt:
|
02/17/2004
|
Application #:
|
10150685
|
Filing Dt:
|
05/17/2002
|
Publication #:
|
|
Pub Dt:
|
11/20/2003
| | | | |
Title:
|
DISTRIBUTED RAM IN A LOGIC ARRAY
|
|
|
Patent #:
|
|
Issue Dt:
|
06/17/2003
|
Application #:
|
10164455
|
Filing Dt:
|
06/06/2002
|
Publication #:
|
|
Pub Dt:
|
12/12/2002
| | | | |
Title:
|
CELL ARCHITECTURE TO REDUCE CUSTOMIZATION IN A SEMICONDUCTOR DEVICE
|
|
Assignee
|
|
|
PMB 334, 1289 N. FORDHAM BLVD. |
SUITE A |
CHAPEL HILL, NORTH CAROLINA 27514 |
|
Correspondence name and address
|
|
MOORE & VAN ALLEN PLLC
|
|
STEVEN B. PHILLIPS
|
|
2200 WEST MAIN ST., STE. 800
|
|
DURHAM, NC 27705
|
Search Results as of:
09/27/2024 06:37 AM
If you have any comments or questions concerning the data displayed,
contact
PRD / Assignments at 571-272-3350. v.2.6
Web interface last modified:
August 25, 2017 v.2.6
|