skip navigationU S P T O SealUnited States Patent and Trademark Office AOTW logo
Home|Site Index|Search|Guides|Contacts|eBusiness|eBiz alerts|News|Help
Assignments on the Web > Patent Query
Patent Assignment Details
NOTE:Results display only for issued patents and published applications. For pending or abandoned applications please consult USPTO staff.

Reel/Frame:016700/0816   Pages: 2
Recorded: 06/23/2005
Conveyance: RELEASE BY SECURED PARTY (SEE DOCUMENT FOR DETAILS).
Total properties: 4
1
Patent #:
Issue Dt:
01/18/1994
Application #:
07461492
Filing Dt:
01/05/1990
Title:
SCALABLE PROCESSOR TO PROCESSOR AND PROCESSOR- TO -I/O INTERCONNECTION NETWORK AND METHOD FOR PARALLEL PROCESSING ARRAYS
2
Patent #:
Issue Dt:
05/17/1994
Application #:
07461572
Filing Dt:
01/05/1990
Title:
SYSTEM HAVING FIXEDLY PRIORIZED AND GROUPED BY POSITIONS I/O LINES FOR INTERCONNECTING ROUTER ELEMENTS IN PLURALITY OF STAGES WITHIN PARRA- LLEL COMPUTER
3
Patent #:
Issue Dt:
09/06/1994
Application #:
07693846
Filing Dt:
04/30/1991
Title:
ROUTER CHIP WITH QUAD-CROSSBAR AND HYPERBAR PERSONALITIES
4
Patent #:
Issue Dt:
09/07/1993
Application #:
07802944
Filing Dt:
12/06/1991
Title:
INPUT/OUTPUT SYSTEM FOR PARALLEL PROCESSING ARRAYS
Assignor
1
Exec Dt:
06/14/2005
Assignee
1
760 MARY AVE.
SUNNYVALE, CALIFORNIA 94086
Correspondence name and address
SILICON VALLEY BANK
LOAN DOCUMENTATION HA155
3003 TASMAN DR.
SANTA CLARA, CA 95054

Search Results as of: 09/22/2024 02:52 AM
If you have any comments or questions concerning the data displayed, contact PRD / Assignments at 571-272-3350. v.2.6
Web interface last modified: August 25, 2017 v.2.6
| .HOME | INDEX| SEARCH | eBUSINESS | CONTACT US | PRIVACY STATEMENT