Patent Assignment Details
NOTE:Results display only for issued patents and published applications.
For pending or abandoned applications please consult USPTO staff.
|
Reel/Frame: | 024309/0826 | |
| Pages: | 3 |
| | Recorded: | 04/29/2010 | | |
Attorney Dkt #: | 042264-0256 |
Conveyance: | ASSIGNMENT OF ASSIGNORS INTEREST (SEE DOCUMENT FOR DETAILS). |
|
Total properties:
1
|
|
Patent #:
|
|
Issue Dt:
|
10/02/2012
|
Application #:
|
12769141
|
Filing Dt:
|
04/28/2010
|
Publication #:
|
|
Pub Dt:
|
11/18/2010
| | | | |
Title:
|
SEMICONDUCTOR MEMORY INTEGRATED DEVICE WITH A PRECHARGE CIRCUIT HAVING THIN-FILM TRANSISTORS GATED BY A VOLTAGE HIGHER THAN A POWER SUPPLY VOLTAGE
|
|
Assignee
|
|
|
1753 SHIMONUMABE, NAKAHARA-KU |
KAWASAKI, KANAGAWA, JAPAN 211-8668 |
|
Correspondence name and address
|
|
FOLEY AND LARDNER LLP
|
|
3000 K STREET NW
|
|
WASHINGTON, DC 20007
|
Search Results as of:
09/24/2024 12:58 AM
If you have any comments or questions concerning the data displayed,
contact
PRD / Assignments at 571-272-3350. v.2.6
Web interface last modified:
August 25, 2017 v.2.6
|