Total properties:
319
Page
3
of
4
Pages:
1 2 3 4
|
|
|
|
Patent #:
|
|
Issue Dt:
|
02/17/2004
|
Application #:
|
09913442
|
Filing Dt:
|
08/14/2001
|
|
Title:
|
ELECTRONIC COMPONENT WITH REDUCED INDUCTIVE COUPLING
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
03/16/2004
|
Application #:
|
09929131
|
Filing Dt:
|
08/14/2001
|
|
Publication #:
|
|
Pub Dt:
|
04/25/2002
| | | | |
|
Title:
|
PROCESSOR MEMORY SYSTEM
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
06/21/2005
|
Application #:
|
09945858
|
Filing Dt:
|
09/04/2001
|
|
Publication #:
|
|
Pub Dt:
|
05/09/2002
| | | | |
|
Title:
|
LOSSY COMPRESSION OF STAKES IN TURBO DECODER
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
08/22/2006
|
Application #:
|
09965451
|
Filing Dt:
|
09/27/2001
|
|
Publication #:
|
|
Pub Dt:
|
07/11/2002
| | | | |
|
Title:
|
MULTIPROCESSOR ARRAY
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
10/21/2003
|
Application #:
|
09969715
|
Filing Dt:
|
10/03/2001
|
|
Publication #:
|
|
Pub Dt:
|
05/02/2002
| | | | |
|
Title:
|
UPSCALED CLOCK FEEDS MEMORY TO MAKE PARALLEL WAVES
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
04/01/2003
|
Application #:
|
09976330
|
Filing Dt:
|
10/12/2001
|
|
Publication #:
|
|
Pub Dt:
|
09/05/2002
| | | | |
|
Title:
|
SWITCHED MODE POWER REGULATOR
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
08/15/2006
|
Application #:
|
09978122
|
Filing Dt:
|
10/15/2001
|
|
Publication #:
|
|
Pub Dt:
|
07/18/2002
| | | | |
|
Title:
|
METHOD FOR THE SELECTION (PUNCTURING) OF DATA BITS
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
06/19/2007
|
Application #:
|
09988943
|
Filing Dt:
|
11/19/2001
|
|
Publication #:
|
|
Pub Dt:
|
06/20/2002
| | | | |
|
Title:
|
DC-OFFSET CORRECTION CIRCUIT HAVING A DC CONTROL LOOP AND A DC BLOCKING CIRCUIT
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
06/06/2006
|
Application #:
|
09993985
|
Filing Dt:
|
11/16/2001
|
|
Publication #:
|
|
Pub Dt:
|
05/22/2003
| | | | |
|
Title:
|
TRANSMITTER WITH TRANSMITTER CHAIN PHASE ADJUSTMENT ON THE BASIS OF PRE-STORED PHASE INFORMATION
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
10/03/2006
|
Application #:
|
09999369
|
Filing Dt:
|
10/31/2001
|
|
Publication #:
|
|
Pub Dt:
|
05/16/2002
| | | | |
|
Title:
|
RADIO RECEIVER
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
04/03/2007
|
Application #:
|
10011989
|
Filing Dt:
|
12/04/2001
|
|
Publication #:
|
|
Pub Dt:
|
06/13/2002
| | | | |
|
Title:
|
METHOD OF SPLITTING A SIGNAL AND SIGNAL PROCESSING CIRCUITRY AND APPARATUS UTILISING THE SAME
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
10/11/2005
|
Application #:
|
10015893
|
Filing Dt:
|
11/01/2001
|
|
Publication #:
|
|
Pub Dt:
|
12/19/2002
| | | | |
|
Title:
|
ADAPTIVE LINE ENHANCER
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
05/01/2007
|
Application #:
|
10021635
|
Filing Dt:
|
12/12/2001
|
|
Publication #:
|
|
Pub Dt:
|
07/18/2002
| | | | |
|
Title:
|
METHOD OF OPERATING A TELECOMMUNICATION SYSTEM
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
03/28/2006
|
Application #:
|
10023121
|
Filing Dt:
|
12/17/2001
|
|
Publication #:
|
|
Pub Dt:
|
07/04/2002
| | | | |
|
Title:
|
INFORMATION PROCESSING SYSTEM
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
06/13/2006
|
Application #:
|
10024668
|
Filing Dt:
|
12/14/2001
|
|
Publication #:
|
|
Pub Dt:
|
06/19/2003
| | | | |
|
Title:
|
RELIABLE DECODING OF QUICK PAGING CHANNEL IN IS2000 HANDSETS
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
04/15/2003
|
Application #:
|
10024755
|
Filing Dt:
|
12/20/2001
|
|
Publication #:
|
|
Pub Dt:
|
06/27/2002
| | | | |
|
Title:
|
SAMPLE AND HOLD CIRCUIT WITH COMPRESSION AND EXPANSION
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
05/30/2006
|
Application #:
|
10040180
|
Filing Dt:
|
10/23/2001
|
|
Publication #:
|
|
Pub Dt:
|
02/13/2003
| | | | |
|
Title:
|
INTERRUPT GENERATION IN A BUS SYSTEM
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
10/21/2003
|
Application #:
|
10046994
|
Filing Dt:
|
01/15/2002
|
|
Publication #:
|
|
Pub Dt:
|
07/18/2002
| | | | |
|
Title:
|
CONTROLLED MULTI-OUTPUT DC/DC CONVERTER
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
12/09/2003
|
Application #:
|
10047027
|
Filing Dt:
|
01/15/2002
|
|
Publication #:
|
|
Pub Dt:
|
09/12/2002
| | | | |
|
Title:
|
ELECTRONIC FILTER CIRCUIT WITH FEED BACK LOOP
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
09/14/2004
|
Application #:
|
10055361
|
Filing Dt:
|
01/23/2002
|
|
Publication #:
|
|
Pub Dt:
|
07/25/2002
| | | | |
|
Title:
|
TUNABLE INTEGRATED RF FILTER HAVING SWITCHED FIELD EFFECT CAPACITORS
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
01/13/2004
|
Application #:
|
10056372
|
Filing Dt:
|
01/17/2002
|
|
Publication #:
|
|
Pub Dt:
|
08/22/2002
| | | | |
|
Title:
|
SINGLE REFERENCE DC/DC CONVERTER
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
05/18/2004
|
Application #:
|
10056469
|
Filing Dt:
|
01/17/2002
|
|
Publication #:
|
|
Pub Dt:
|
08/22/2002
| | | | |
|
Title:
|
DC/DC UP/DOWN CONVERTER
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
08/22/2006
|
Application #:
|
10080183
|
Filing Dt:
|
02/20/2002
|
|
Publication #:
|
|
Pub Dt:
|
12/26/2002
| | | | |
|
Title:
|
RECEIVER AND METHOD FOR INITIAL SYNCHRONIZATION OF A RECEIVER WITH THE CARRIER FREQUENCY OF A DESIRED CHANNEL
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
12/09/2003
|
Application #:
|
10118872
|
Filing Dt:
|
04/09/2002
|
|
Publication #:
|
|
Pub Dt:
|
11/07/2002
| | | | |
|
Title:
|
RING OSCILLATOR AND MEANS FOR CONTROLLING THE FREQUENCY THEREOF
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
03/22/2005
|
Application #:
|
10142621
|
Filing Dt:
|
05/09/2002
|
|
Publication #:
|
|
Pub Dt:
|
02/06/2003
| | | | |
|
Title:
|
DATA PROCESSING SYSTEM AND A METHOD OF DISTRIBUTING ACCESSES TO MEMORIES
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
08/31/2004
|
Application #:
|
10144528
|
Filing Dt:
|
05/13/2002
|
|
Publication #:
|
|
Pub Dt:
|
11/21/2002
| | | | |
|
Title:
|
METHOD FOR MODULATING AN OUTPUT VOLTAGE OF A RF TRANSMITTER CIRCUIT, AND RF TRANSMITTER CIRCUIT
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
04/21/2009
|
Application #:
|
10145667
|
Filing Dt:
|
05/15/2002
|
|
Publication #:
|
|
Pub Dt:
|
12/05/2002
| | | | |
|
Title:
|
METHOD AND DEVICE FOR SYNCHRONIZING A RADIO TRANSMITTER WITH A RADIO RECEIVER
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
12/31/2002
|
Application #:
|
10156411
|
Filing Dt:
|
05/28/2002
|
|
Publication #:
|
|
Pub Dt:
|
10/03/2002
| | | | |
|
Title:
|
FINITE IMPULSE RESPONSE DIGITAL TO ANALOG CONVERTER WITH OFFSET COMPENSATION
|
|
|
|
|
Patent #:
|
NONE
|
Issue Dt:
|
|
Application #:
|
10180404
|
Filing Dt:
|
06/26/2002
|
|
Publication #:
|
|
Pub Dt:
|
03/20/2003
| | | | |
|
Title:
|
Radio station comprising a receiver for receiving data transmitted along various paths and receiving method implemented in such a receiver
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
07/21/2009
|
Application #:
|
10196047
|
Filing Dt:
|
07/15/2002
|
|
Publication #:
|
|
Pub Dt:
|
02/13/2003
| | | | |
|
Title:
|
NON-VOLATILE MEMORY ARRANGEMENT AND METHOD IN A MULTIPROCESSOR DEVICE
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
07/12/2005
|
Application #:
|
10207507
|
Filing Dt:
|
07/29/2002
|
|
Publication #:
|
|
Pub Dt:
|
04/10/2003
| | | | |
|
Title:
|
PROCESSOR PROVIDED WITH A SLOW-DOWN FACILITY THROUGH PROGRAMMED STALL CYCLES
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
07/06/2004
|
Application #:
|
10213021
|
Filing Dt:
|
08/06/2002
|
|
Publication #:
|
|
Pub Dt:
|
05/22/2003
| | | | |
|
Title:
|
HIGH-SPEED PROGRAMMABLE FREQUENCY-DIVIDER WITH SYNCHRONOUS RELOAD
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
04/05/2005
|
Application #:
|
10213424
|
Filing Dt:
|
08/06/2002
|
|
Publication #:
|
|
Pub Dt:
|
03/13/2003
| | | | |
|
Title:
|
SUPERHETERODYNE RECEIVERS
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
11/09/2004
|
Application #:
|
10217824
|
Filing Dt:
|
08/12/2002
|
|
Publication #:
|
|
Pub Dt:
|
02/20/2003
| | | | |
|
Title:
|
DIFFERENTIAL CHARGE PUMP
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
06/08/2004
|
Application #:
|
10217825
|
Filing Dt:
|
08/12/2002
|
|
Publication #:
|
|
Pub Dt:
|
03/06/2003
| | | | |
|
Title:
|
TUNABLE QUADRATURE PHASE SHIFTER USING AN ALL-PASS CIRCUIT
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
09/28/2004
|
Application #:
|
10247921
|
Filing Dt:
|
09/20/2002
|
|
Publication #:
|
|
Pub Dt:
|
04/24/2003
| | | | |
|
Title:
|
LINEAR POWER CONVERSION CIRCUIT
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
06/06/2006
|
Application #:
|
10253284
|
Filing Dt:
|
09/24/2002
|
|
Publication #:
|
|
Pub Dt:
|
05/29/2003
| | | | |
|
Title:
|
BUS SYSTEM AND BUS INTERFACE FOR CONNECTION TO A BUS
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
04/11/2006
|
Application #:
|
10254225
|
Filing Dt:
|
09/25/2002
|
|
Publication #:
|
|
Pub Dt:
|
05/29/2003
| | | | |
|
Title:
|
BUS SYSTEM AND BUS INTERFACE FOR CONNECTION TO A BUS
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
12/19/2006
|
Application #:
|
10262387
|
Filing Dt:
|
10/01/2002
|
|
Publication #:
|
|
Pub Dt:
|
05/15/2003
| | | | |
|
Title:
|
METHOD AND ARRANGEMENT FOR SAMPLE-RATE CONVERSION
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
11/23/2004
|
Application #:
|
10265578
|
Filing Dt:
|
10/07/2002
|
|
Publication #:
|
|
Pub Dt:
|
05/01/2003
| | | | |
|
Title:
|
TUNEABLE FILTER
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
10/24/2006
|
Application #:
|
10270343
|
Filing Dt:
|
10/11/2002
|
|
Publication #:
|
|
Pub Dt:
|
05/15/2003
| | | | |
|
Title:
|
DIGITAL FILTER FOR REDUCING VOLTAGE PEAKS
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
09/14/2004
|
Application #:
|
10291035
|
Filing Dt:
|
11/08/2002
|
|
Publication #:
|
|
Pub Dt:
|
06/05/2003
| | | | |
|
Title:
|
DEVICE FOR SHIELDING TRANSMISSION LINES FROM GROUND OR POWER SUPPLY
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
02/17/2004
|
Application #:
|
10321200
|
Filing Dt:
|
12/17/2002
|
|
Publication #:
|
|
Pub Dt:
|
07/17/2003
| | | | |
|
Title:
|
CIRCUIT OF SUBSTANTIALLY CONSTANT TRANSCONDUCTANCE
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
08/25/2009
|
Application #:
|
10354675
|
Filing Dt:
|
01/30/2003
|
|
Publication #:
|
|
Pub Dt:
|
09/18/2003
| | | | |
|
Title:
|
TRANSMISSION SYSTEM ENABLING RELIABLE RECEPTION BY A SINGLE DEVICE OF INFORMATION IN CHANNELS CONCURRENTLY TRANSMITTED ON DIFFERENT FREQUENCIES
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
06/06/2006
|
Application #:
|
10359504
|
Filing Dt:
|
02/05/2003
|
|
Publication #:
|
|
Pub Dt:
|
07/03/2003
| | | | |
|
Title:
|
METHOD OF ELIMINATING A DC COMPONENT AND FILTERING DEVICE OBTAINED BY THIS METHOD
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
10/31/2006
|
Application #:
|
10431198
|
Filing Dt:
|
05/07/2003
|
|
Publication #:
|
|
Pub Dt:
|
12/11/2003
| | | | |
|
Title:
|
DIGITAL IMAGE ENHANCING SYSTEM
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
11/13/2007
|
Application #:
|
10474785
|
Filing Dt:
|
10/14/2003
|
|
Publication #:
|
|
Pub Dt:
|
07/08/2004
| | | | |
|
Title:
|
DEVICE FOR SYNCHRONIZING A RECEIVER AND A TRANSMITTER IN A COMMUNICATION SYSTEM
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
07/31/2007
|
Application #:
|
10477861
|
Filing Dt:
|
11/13/2003
|
|
Publication #:
|
|
Pub Dt:
|
07/29/2004
| | | | |
|
Title:
|
RECONFIGURABLE LOGIC DEVICE
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
01/11/2005
|
Application #:
|
10477983
|
Filing Dt:
|
11/17/2003
|
|
Publication #:
|
|
Pub Dt:
|
07/22/2004
| | | | |
|
Title:
|
FREQUENCY DIVIDER WITH REDUCED JITTER AND APPARATUS BASED THEREON
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
07/05/2005
|
Application #:
|
10479552
|
Filing Dt:
|
12/03/2003
|
|
Publication #:
|
|
Pub Dt:
|
08/05/2004
| | | | |
|
Title:
|
CONTROLLABLE DELAY CIRCUIT FOR DELAYING AN ELECTRICAL SIGNAL
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
09/21/2010
|
Application #:
|
10480114
|
Filing Dt:
|
12/09/2003
|
|
Publication #:
|
|
Pub Dt:
|
08/05/2004
| | | | |
|
Title:
|
PEAK DETECTION ACCURACY
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
10/10/2006
|
Application #:
|
10480674
|
Filing Dt:
|
12/12/2003
|
|
Publication #:
|
|
Pub Dt:
|
10/07/2004
| | | | |
|
Title:
|
COMMUNICATION DEVICE HAVING A TWO-MODE CONTROLLED ISOLATION CIRCUIT FOR POWER TRANSPORT AND BIDIRECTIONAL COMMUNICATION
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
01/04/2005
|
Application #:
|
10481984
|
Filing Dt:
|
12/23/2003
|
|
Publication #:
|
|
Pub Dt:
|
09/23/2004
| | | | |
|
Title:
|
COMMUNICATION SYSTEM AND ARRANGEMENTS COMPRISING SUCH A COMMUNICATION SYSTEM
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
05/20/2008
|
Application #:
|
10495583
|
Filing Dt:
|
05/14/2004
|
|
Publication #:
|
|
Pub Dt:
|
12/23/2004
| | | | |
|
Title:
|
TIME DISCRETE FILTER COMPRISING UPSAMPLING, SAMPLING RATE CONVERSION AND DOWNSAMPLING STAGES
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
02/13/2007
|
Application #:
|
10497048
|
Filing Dt:
|
05/28/2004
|
|
Publication #:
|
|
Pub Dt:
|
04/21/2005
| | | | |
|
Title:
|
COMMUNICATION BUS SYSTEM
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
02/19/2008
|
Application #:
|
10499943
|
Filing Dt:
|
06/23/2004
|
|
Publication #:
|
|
Pub Dt:
|
04/14/2005
| | | | |
|
Title:
|
METHOD OF PROCESSING DATA FOR A DECODING OPERATION USING WINDOWS OF DATA
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
07/05/2011
|
Application #:
|
10500548
|
Filing Dt:
|
07/01/2004
|
|
Publication #:
|
|
Pub Dt:
|
04/14/2005
| | | | |
|
Title:
|
RAKE RECEIVER WITH INDIVIDUAL FINGER COMPENSATOR(S)
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
06/06/2006
|
Application #:
|
10500687
|
Filing Dt:
|
07/02/2004
|
|
Publication #:
|
|
Pub Dt:
|
05/19/2005
| | | | |
|
Title:
|
SWITCHED-CURRENT INTEGRATOR
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
07/11/2006
|
Application #:
|
10500764
|
Filing Dt:
|
07/06/2004
|
|
Publication #:
|
|
Pub Dt:
|
03/24/2005
| | | | |
|
Title:
|
CIRCUITS WITH IMPROVED POWER SUPPLY REJECTION
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
05/16/2006
|
Application #:
|
10501292
|
Filing Dt:
|
07/12/2004
|
|
Publication #:
|
|
Pub Dt:
|
06/02/2005
| | | | |
|
Title:
|
DRIVER CIRCUIT FOR CONTROLLING A RESONANT CONVERTER
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
10/24/2006
|
Application #:
|
10501427
|
Filing Dt:
|
07/13/2004
|
|
Publication #:
|
|
Pub Dt:
|
01/20/2005
| | | | |
|
Title:
|
DIFFERENTAL INVERTER CIRCUIT
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
09/05/2006
|
Application #:
|
10502183
|
Filing Dt:
|
07/21/2004
|
|
Publication #:
|
|
Pub Dt:
|
08/11/2005
| | | | |
|
Title:
|
INTEGRATED CIRCUIT AND BATTERY POWERED ELECTRONIC DEVICE
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
09/26/2006
|
Application #:
|
10502728
|
Filing Dt:
|
07/27/2004
|
|
Publication #:
|
|
Pub Dt:
|
01/26/2006
| | | | |
|
Title:
|
ELECTRONIC CIRCUIT WITH A SIGMA DELTA A/D CONVERTER
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
05/09/2006
|
Application #:
|
10503048
|
Filing Dt:
|
07/29/2004
|
|
Publication #:
|
|
Pub Dt:
|
06/30/2005
| | | | |
|
Title:
|
CIRCUIT WITH A DIGITAL TO ANALOG CONVERTER
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
07/04/2006
|
Application #:
|
10503421
|
Filing Dt:
|
08/03/2004
|
|
Publication #:
|
|
Pub Dt:
|
01/26/2006
| | | | |
|
Title:
|
DIGITAL PHASE LOCKED LOOP
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
11/14/2006
|
Application #:
|
10503428
|
Filing Dt:
|
08/03/2004
|
|
Publication #:
|
|
Pub Dt:
|
04/28/2005
| | | | |
|
Title:
|
INPUT STAGE RESISTANT AGAINST HIGH VOLTAGE SWINGS
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
01/16/2007
|
Application #:
|
10504759
|
Filing Dt:
|
08/17/2004
|
|
Publication #:
|
|
Pub Dt:
|
05/19/2005
| | | | |
|
Title:
|
TRANFERRING DATA BETWEEN DIFFERENTLY CLOCKED BUSSES
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
02/27/2007
|
Application #:
|
10507813
|
Filing Dt:
|
09/14/2004
|
|
Publication #:
|
|
Pub Dt:
|
06/09/2005
| | | | |
|
Title:
|
CONFIGURATION MEMORY IMPLEMENTATION FOR LUT-BASED RECONFIGURABLE LOGIC ARCHITECTURES
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
11/14/2006
|
Application #:
|
10510254
|
Filing Dt:
|
10/05/2004
|
|
Publication #:
|
|
Pub Dt:
|
06/30/2005
| | | | |
|
Title:
|
DIFFERENTIAL AMPLIFIER
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
01/20/2009
|
Application #:
|
10514288
|
Filing Dt:
|
11/12/2004
|
|
Publication #:
|
|
Pub Dt:
|
08/18/2005
| | | | |
|
Title:
|
ITERATIVE TURBO DECODER WITH SINGLE MEMORY
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
10/03/2006
|
Application #:
|
10515689
|
Filing Dt:
|
11/24/2004
|
|
Publication #:
|
|
Pub Dt:
|
08/11/2005
| | | | |
|
Title:
|
PLL CIRCUIT LEAKAGE COMPENSATION CIRCUIT FOR GENERATING A LEAKAGE COMPENSATION SIGNAL
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
09/12/2006
|
Application #:
|
10515690
|
Filing Dt:
|
11/24/2004
|
|
Publication #:
|
|
Pub Dt:
|
08/11/2005
| | | | |
|
Title:
|
Calibratable phase-locked loop
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
10/17/2006
|
Application #:
|
10515733
|
Filing Dt:
|
11/24/2004
|
|
Publication #:
|
|
Pub Dt:
|
09/01/2005
| | | | |
|
Title:
|
OUTPUT STAGE RESISTANT AGAINST HIGH VOLTAGE SWINGS
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
12/26/2006
|
Application #:
|
10517586
|
Filing Dt:
|
12/09/2004
|
|
Publication #:
|
|
Pub Dt:
|
11/03/2005
| | | | |
|
Title:
|
FIFO-REGISTER AND DIGITAL SIGNAL PROCESSOR COMPRISING A FIFO-REGISTER
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
02/21/2006
|
Application #:
|
10521670
|
Filing Dt:
|
01/18/2005
|
|
Publication #:
|
|
Pub Dt:
|
11/03/2005
| | | | |
|
Title:
|
SWITCHED-CURRENT ANALOGUE-TO-DIGITAL CONVERTER
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
09/01/2009
|
Application #:
|
10525485
|
Filing Dt:
|
05/03/2006
|
|
Publication #:
|
|
Pub Dt:
|
10/26/2006
| | | | |
|
Title:
|
TRANSCEIVER APPARATUS FOR USE IN A MULTI-FREQUENCY COMMUNICATION SYSTEM, BASE STATION OF A MULTI-FREQUENCY COMMUNICATION SYSTEM, METHOD FOR USE OF THE TRANSCEIVER APPARATUS, METHOD OF TRANSCEIVING A MULTI-FREQUENCY SIGNAL IN A MULTI-FREQUENCY COMMUNICATION SYSTEM
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
09/08/2009
|
Application #:
|
10527888
|
Filing Dt:
|
03/15/2005
|
|
Publication #:
|
|
Pub Dt:
|
02/23/2006
| | | | |
|
Title:
|
METHOD FOR DECODING DATA USING WINDOWS OF DATA
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
07/21/2009
|
Application #:
|
10532903
|
Filing Dt:
|
04/27/2005
|
|
Publication #:
|
|
Pub Dt:
|
12/29/2005
| | | | |
|
Title:
|
METHOD FOR DETERMINING FILTER COEFFICIENTS OF A DIGITAL FILTER AND DIGITAL FILTER
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
03/27/2007
|
Application #:
|
10532930
|
Filing Dt:
|
04/27/2005
|
|
Publication #:
|
|
Pub Dt:
|
04/27/2006
| | | | |
|
Title:
|
TRELLIS-BASED RECEIVER
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
09/04/2007
|
Application #:
|
10536222
|
Filing Dt:
|
05/24/2005
|
|
Publication #:
|
|
Pub Dt:
|
10/19/2006
| | | | |
|
Title:
|
LOW COMPLEXITY EQUALIZER FOR RADIO RECEIVER
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
09/18/2007
|
Application #:
|
10537670
|
Filing Dt:
|
06/06/2005
|
|
Publication #:
|
|
Pub Dt:
|
06/15/2006
| | | | |
|
Title:
|
NON-LINEAR DISTRIBUTION OF VOLTAGE STEPS IN FLASH-TYPE A/D CONVERTERS
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
02/27/2007
|
Application #:
|
10538103
|
Filing Dt:
|
06/08/2005
|
|
Publication #:
|
|
Pub Dt:
|
03/23/2006
| | | | |
|
Title:
|
THREE-PHASE MIXER-SYSTEMS
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
08/14/2007
|
Application #:
|
10538375
|
Filing Dt:
|
06/13/2005
|
|
Publication #:
|
|
Pub Dt:
|
05/18/2006
| | | | |
|
Title:
|
LOW LOCK TIME DELAY LOCKED LOOPS USING TIME CYCLE SUPPRESSOR
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
03/23/2010
|
Application #:
|
10540792
|
Filing Dt:
|
06/27/2005
|
|
Publication #:
|
|
Pub Dt:
|
11/02/2006
| | | | |
|
Title:
|
MULTIMODE RECEIVER
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
08/21/2007
|
Application #:
|
10541417
|
Filing Dt:
|
07/01/2005
|
|
Publication #:
|
|
Pub Dt:
|
03/30/2006
| | | | |
|
Title:
|
TELEPHONE ECHO CANCELLER
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
01/15/2008
|
Application #:
|
10541418
|
Filing Dt:
|
07/01/2005
|
|
Publication #:
|
|
Pub Dt:
|
07/13/2006
| | | | |
|
Title:
|
DEVICE AND METHOD FOR SUPPRESSING ECHO IN TELPHONES
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
09/05/2006
|
Application #:
|
10542136
|
Filing Dt:
|
07/12/2005
|
|
Publication #:
|
|
Pub Dt:
|
03/16/2006
| | | | |
|
Title:
|
ANALOG-TO-DIGITAL CONVERTER HAVING INTERLEAVED COARSE SECTIONS COUPLED TO A SINGLE FINE SECTION
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
07/15/2008
|
Application #:
|
10545653
|
Filing Dt:
|
08/16/2005
|
|
Publication #:
|
|
Pub Dt:
|
10/12/2006
| | | | |
|
Title:
|
OSCILLATOR CIRCUIT
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
04/01/2008
|
Application #:
|
10548252
|
Filing Dt:
|
09/06/2005
|
|
Publication #:
|
|
Pub Dt:
|
08/17/2006
| | | | |
|
Title:
|
CURRENT MIRROR
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
03/04/2008
|
Application #:
|
10548344
|
Filing Dt:
|
09/07/2005
|
|
Publication #:
|
|
Pub Dt:
|
10/05/2006
| | | | |
|
Title:
|
DATA PROCESSING DEVICE AND METHOD FOR TRANSFERRING DATA
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
10/21/2008
|
Application #:
|
10548419
|
Filing Dt:
|
11/15/2006
|
|
Publication #:
|
|
Pub Dt:
|
04/05/2007
| | | | |
|
Title:
|
AUTOMATIC GAIN CONTROL WITH TWO POWER DETECTORS
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
09/09/2008
|
Application #:
|
10548849
|
Filing Dt:
|
09/09/2005
|
|
Publication #:
|
|
Pub Dt:
|
08/24/2006
| | | | |
|
Title:
|
SINE WAVE SHAPER WITH VERY LOW TOTAL HARMONIC DISTORTION
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
03/11/2008
|
Application #:
|
10564537
|
Filing Dt:
|
01/12/2006
|
|
Publication #:
|
|
Pub Dt:
|
07/27/2006
| | | | |
|
Title:
|
INPUT STAGE RESISTANT AGAINST NEGATIVE VOLTAGE SWINGS
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
10/02/2007
|
Application #:
|
10566551
|
Filing Dt:
|
01/27/2006
|
|
Publication #:
|
|
Pub Dt:
|
04/26/2007
| | | | |
|
Title:
|
CROSS-COUPLED FOLDING CIRCUIT AND ANALOG-TO-DIGITAL CONVERTER PROVIDED WITH SUCH A FOLDING CIRCUIT
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
07/31/2007
|
Application #:
|
10572612
|
Filing Dt:
|
03/17/2006
|
|
Publication #:
|
|
Pub Dt:
|
12/14/2006
| | | | |
|
Title:
|
CIRCUIT FOR PROVIDING A LOGIC GATE FUNCTION AND A LATCH FUNCTION
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
01/26/2010
|
Application #:
|
10575425
|
Filing Dt:
|
04/10/2006
|
|
Publication #:
|
|
Pub Dt:
|
06/21/2007
| | | | |
|
Title:
|
DIFFERENTIAL INPUT AND OUTPUT TRANSCONDUCTANCE CIRCUIT
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
12/04/2007
|
Application #:
|
10575958
|
Filing Dt:
|
04/12/2006
|
|
Publication #:
|
|
Pub Dt:
|
04/05/2007
| | | | |
|
Title:
|
FREQUENCY DIVIDER AND AN ELECTRONIC DEVICE INCORPORATING SUCH A FREQUENCY DIVIDER
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
05/04/2010
|
Application #:
|
10584097
|
Filing Dt:
|
06/22/2006
|
|
Publication #:
|
|
Pub Dt:
|
07/12/2007
| | | | |
|
Title:
|
UMTS RECEIVER SYMBOL SYNCHRONIZATION
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
01/26/2010
|
Application #:
|
10584502
|
Filing Dt:
|
06/22/2006
|
|
Publication #:
|
|
Pub Dt:
|
07/26/2007
| | | | |
|
Title:
|
DECODING METHOD AND DEVICE
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
03/09/2010
|
Application #:
|
10591544
|
Filing Dt:
|
09/01/2006
|
|
Publication #:
|
|
Pub Dt:
|
07/19/2007
| | | | |
|
Title:
|
BASEBAND PROCESSOR AND A METHOD OF TRANSMITTING COMMANDS TO A RADIO-FREQUENCY SUBSYSTEM AND RADIO TELECOMMUNICATION APPARATUS INCORPORATING THE BASEBAND PROCESSOR
|
|
